DP83902AVLJ National Semiconductor, DP83902AVLJ Datasheet - Page 41
![IC CTRLR SER NETWORK IN 100PQFP](/photos/6/83/68311/14-100-pqfp_sml.jpg)
DP83902AVLJ
Manufacturer Part Number
DP83902AVLJ
Description
IC CTRLR SER NETWORK IN 100PQFP
Manufacturer
National Semiconductor
Datasheet
1.DP83902AVJGNOPB.pdf
(70 pages)
Specifications of DP83902AVLJ
Controller Type
Serial Network Interface Controller
Interface
Serial
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
140mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-MQFP, 100-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
*DP83902AVLJ
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DP83902AVLJ
Manufacturer:
NS
Quantity:
2 500
Company:
Part Number:
DP83902AVLJ
Manufacturer:
RAYCHEM
Quantity:
2 500
Company:
Part Number:
DP83902AVLJ
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83902AVLJ
Manufacturer:
NS/国半
Quantity:
20 000
13 0 Bus Arbitration and Timing
The ST-NIC operates in three possible modes
Upon power-up the ST-NIC is in an indeterminate state Af-
ter receiving a hardware reset the ST-NIC is a bus slave in
the Reset State the receiver and transmitter are both dis-
abled in this state The reset state can be re-entered under
three conditions soft reset (Stop Command) hard reset
(RESET input) or an error that shuts down the receiver of
transmitter (FIFO underflow or overflow) After initialization
of registers the ST-NIC is issued a Start command and the
ST-NIC enters Idle state Until the DMA is required the
ST-NIC remains in idle state The idle state is exited by a
request from the FIFO on the case of receiver or transmit or
from the Remote DMA in the case of Remote DMA
BUS MASTER (WHILE PERFORMING DMA)
BUS SLAVE (WHILE BEING ACCESSED BY CPU)
IDLE
16-Bit Address 8-Bit Data
41
operation After acquiring the bus in a BREQ BACK hand-
shake the Remote or Local DMA transfer is completed and
the ST-NIC re-enters the idle state
DMA TRANSFERS TIMING
The DMA can be programmed for the following types of
transfers
All DMA transfers use BSCK for timing 16-Bit Address
modes require 4 BSCK cycles as shown below
16-Bit Address 8-bit Data Transfer
16-Bit Address 16-bit Data Transfer
32-Bit Address 8-bit Data Transfer
32-Bit Address 16-bit Data Transfer
TL F 11157– 21
TL F 11157– 22