ISP1505CBSGE ST-Ericsson Inc, ISP1505CBSGE Datasheet - Page 60
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1505CBSGE
Manufacturer Part Number
ISP1505CBSGE
Description
IC ULPI TRANSCEIVER 24-HVQFN
Manufacturer
ST-Ericsson Inc
Type
Transceiverr
Datasheet
1.ISP1505CBSUM.pdf
(76 pages)
Specifications of ISP1505CBSGE
Protocol
USB 2.0
Voltage - Supply
3 V ~ 4.5 V
Mounting Type
Surface Mount
Package / Case
24-VQFN Exposed Pad, 24-HVQFN, 24-SQFN, 24-DHVQFN
For Use With
ISP1505CBS T&MT KIT - EVAL KIT FOR ISP1505 IC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Other names
ISP1505CBS
ISP1505CBS
ISP1505CBS
NXP Semiconductors
Table 52.
V
Table 53.
V
ISP1505A_ISP1505C_3
Product data sheet
Symbol
t
t
t
t
t
V
t
t
t
t
t
t
t
Symbol
High-speed driver
t
t
Full-speed driver
t
t
t
V
Low-speed driver
t
d(DATA)
su(STP)
h(STP)
d(DIR)
d(NXT)
su(DATA)
h(DATA)
d(DATA)
su(STP)
h(STP)
d(DIR)
d(NXT)
HSR
HSF
FR
FF
FRFM
LR
CC
CC
CC(I/O)
CRS
= 3.0 V to 3.6 V; T
= 3.0 V to 3.6 V; V
= 3.0 V to 3.6 V
Parameter
rise time (10 % to 90 %)
fall time (10 % to 90 %)
rise time
fall time
differential rise and fall time
matching
output signal crossover
voltage
transition time: rise time
Parameter
DATA output delay with respect
to the rising edge of pin CLOCK
STP set-up time with respect to
the rising edge of pin CLOCK
STP hold time with respect to
the rising edge of pin CLOCK
DIR output delay with respect to
the rising edge of pin CLOCK
NXT output delay with respect to
the rising edge of pin CLOCK
DATA set-up time with respect to
the rising edge of pin CLOCK
DATA hold time with respect to
the rising edge of pin CLOCK
DATA output delay with respect
to the rising edge of pin CLOCK
STP set-up time with respect to
the rising edge of pin CLOCK
STP hold time with respect to
the rising edge of pin CLOCK
DIR output delay with respect to
the rising edge of pin CLOCK
NXT output delay with respect to
the rising edge of pin CLOCK
Dynamic characteristics: digital I/O pins
Dynamic characteristics: analog I/O pins (DP, DM)
amb
CC(I/O)
= 40 C to +85 C; unless otherwise specified.
= 1.65 V to 3.6 V; T
Conditions
C
C
excluding the first transition
from the idle state
excluding the first transition
from the idle state
C
1.5 k pull-up on pin DM
enabled; 10 % to 90 % of
V
V
V
L
L
L
OH
OH
OH
= 50 pF; 10 % to 90 % of
= 50 pF; 10 % to 90 % of
= 200 pF to 600 pF;
Conditions
20 pF total external load
per pin
20 pF total external load
per pin
20 pF total external load
per pin
20 pF total external load
per pin
20 pF total external load
per pin
30 pF total external load
per pin
30 pF total external load
per pin
30 pF total external load
per pin
30 pF total external load
per pin
30 pF total external load
per pin
30 pF total external load
per pin
30 pF total external load
per pin
V
V
V
amb
OL
OL
OL
Rev. 03 — 26 August 2008
= 40 C to +85 C; unless otherwise specified.
…continued
ULPI HS USB host and peripheral transceiver
ISP1505A; ISP1505C
Min
-
4.5
0
-
-
3.3
0.8
-
3.4
0.8
-
-
Min
500
500
4
4
90
1.3
75
Typ
-
-
-
-
-
-
-
-
-
-
-
-
Typ
-
-
-
-
-
-
-
Max
7.8
-
-
8.9
8.9
-
-
5.5
-
-
6.6
6.6
Max
-
-
20
20
111.1
2.0
300
© NXP B.V. 2008. All rights reserved.
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit
ps
ps
ns
ns
%
V
ns
59 of 75