UBA2032TS/N2/N,118 NXP Semiconductors, UBA2032TS/N2/N,118 Datasheet - Page 36

• Manufacturer Part Number: UBA2032TS/N2/N,118
• Description: MOSFET & Power Driver ICs Full Bridg Driver IC
• Manufacturer: NXP Semiconductors

Specifications of UBA2032TS/N2/N,118

• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 935278859118

NXP Semiconductors
[3]
[4]
[5]
[6]
[7]
UJA1079_2
Product data sheet
Fig 14. LIN transceiver timing diagram
output of receiving
output of receiving
t
A system reset will be performed if the watchdog is in Window mode and is triggered less than t
period (or in the first half of the watchdog period).
The nominal watchdog period is programmed via the NWP control bits in the WD_and_Status register (see
Window mode only.
The watchdog will be reset if it is in window mode and is triggered at least t
watchdog period (or in the second half of the watchdog period). A system reset will be performed if the watchdog is triggered more than
t
δ2 δ4
PD(RX)sym
trig(wd)2
LIN bus signal
,
after the start of the watchdog period (watchdog overflows).
=
node A
node B
V
= t
V
t
------------------------------- -
TXDL
bus rec
BAT
PD(RX)r
2 t
(
×
V
V
) max
bit
RXDL
RXDL
(
− t
PD(RX)f
)
Fig 13. Timing test circuit for LIN transceiver
.
.
t
t
PD(RX)f
bit
All information provided in this document is subject to legal disclaimers.
C
t
t
bus(dom)(max)
bus(dom)(min)
RXDL
Rev. 02 — 27 May 2010
t
PD(RX)r
t
bit
t
PD(RX)r
RXDL
TXDL
t
t
bus(rec)(min)
bus(rec)(max)
trig(wd)1
SBC
GND
BAT
t
, but not more than t
bit
DLIN
LIN
t
PD(RX)f
trig(wd)1
015aaa133
LIN core system basis chip
V
V
V
V
th(rec)RX(max)
th(dom)RX(max)
th(rec)RX(min)
th(dom)RX(min)
trig(wd)2
after the start of the watchdog
015aaa128
Table
, after the start of the
R
C
UJA1079
LIN
© NXP B.V. 2010. All rights reserved.
LIN
4); valid in watchdog
thresholds of
receiving node A
thresholds of
receiving node B
36 of 45