SAB-C161PI-LF 3V CA Infineon Technologies, SAB-C161PI-LF 3V CA Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAB-C161PI-LF 3V CA
Manufacturer Part Number
SAB-C161PI-LF 3V CA
Description
Microcontrollers (MCU) 16BIT SNGL CHIP 3.3V 20MHz ROM less
Manufacturer
Infineon Technologies
Datasheet
1.SAB-C161PI-L25F_CA.pdf
(82 pages)
Specifications of SAB-C161PI-LF 3V CA
Data Bus Width
16 bit
Program Memory Type
ROMLess
Data Ram Size
3 KB
Interface Type
ASC, I2C, SSC
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
76
Number Of Timers
5
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
TQFP-100
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 4 Channel
Packages
PG-TQFP-100
Max Clock Frequency
20.0 MHz
Sram (incl. Cache)
3.0 KByte
A / D Input Lines (incl. Fadc)
4
Program Memory
0.0 KByte
Lead Free Status / Rohs Status
Details
Other names
B161PILF3VCAXT
The state of this latch may be used to clock timer T5. The overflows/underflows of timer
T6 can additionally be used to cause a reload from the CAPREL register. The CAPREL
register may capture the contents of timer T5 based on an external signal transition on
the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the
capture procedure. This allows absolute time differences to be measured or pulse
multiplication to be performed without software overhead.
The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of
GPT1 timer T3’s inputs T3IN and/or T3EUD. This is especially advantageous when T3
operates in Incremental Interface Mode.
Figure 7
Data Sheet
CAPIN
f
f
CPU
CPU
T3
Block Diagram of GPT2
2
2
n
n
: 1
: 1
Control
Control
Mode
Mode
MUX
CT3
T5
T6
Capture
Clear
GPT2 CAPREL
GPT2 Timer T5
GPT2 Timer T6
23
U/D
U/D
T6OTL
Mcb03999C.vsd
Interrupt
Request
Interrupt
Request
Interrupt
Request
Other
Timers
T6OUT
&3,
1999-07