ST92T141K4M6 STMicroelectronics, ST92T141K4M6 Datasheet - Page 62

• Manufacturer Part Number: ST92T141K4M6
• Description: Microcontrollers (MCU) OTP EPROM 16K SPI
• Manufacturer: STMicroelectronics

Specifications of ST92T141K4M6

• Data Bus Width: 8 bit, 16 bit
• Program Memory Type: EPROM
• Program Memory Size: 16 KB
• Data Ram Size: 512 B
• Interface Type: SPI
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 15
• Number Of Timers: 2
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: SO-34
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit, 6 Channel
• Lead Free Status / Rohs Status: No

ST92141 - EM CONFIGURATION REGISTERS (EM)
4 EM CONFIGURATION REGISTERS (EM)
In ST9 devices with external memory, the EM reg-
isters (External Memory Registers) are used to
configure the external memory interface. In the
ST92141, only the BSZ, ENCSR and DPREM bits
must be programmed. All other bits in these regis-
ters must be left at their reset values.
EM REGISTER 1 (EMR1)
R245 - Read/Write
Register Page: 21
Reset value: 1000 0000 (80h)
Bit 7:2 = Reserved.
Bit 1 = BSZ: Buffer size.
0: I/O ports P3.6, P3.5, P5.0, P5.2 use output buff-
1: I/O ports P3.6, P3.5, P5.0, P5.2 use output buff-
Bit 0 = Reserved.
EM REGISTER 2 (EMR2)
R246 - Read/Write
Register Page: 21
Reset value: 0000 1111 (0Fh)
Bit 7 = Reserved, keep in reset state.
Bit 6 = ENCSR: Enable Code Segment Register.
This bit is set and cleared by software. It affects
62/179
ers with standard current capability (less noisy).
ers with high current capability (more noisy)
7
1
7
0
1
ENCSR DPREM
0
0
0
0
0
1
0
1
BSZ
1
0
0
0
1
the ST9 CPU behaviour whenever an interrupt re-
quest is issued.
0: The CPU works in original ST9 compatibility
1: ISR is only used to point to the interrupt vector
Bit 5 = DPRREM: Data Page Registers remapping
0: The locations of the four MMU (Memory Man-
1: The four MMU Data Page Registers are
Refer to
Bit 4:0 = Reserved, keep in reset state.
mode. For the duration of the interrupt service
routine, ISR is used instead of CSR, and the in-
terrupt stack frame is identical to that of the orig-
inal ST9: only the PC and Flags are pushed.
This avoids saving the CSR on the stack in the
event of an interrupt, thus ensuring a faster in-
terrupt response time. The drawback is that it is
not possible for an interrupt service routine to
perform inter-segment calls or jumps: these in-
structions would update the CSR, which, in this
case, is not used (ISR is used instead). The
code segment size for all interrupt service rou-
tines is thus limited to 64K bytes.
table and to initialize the CSR at the beginning
of the interrupt service routine: the old CSR is
pushed onto the stack together with the PC and
flags, and CSR is then loaded with the contents
of ISR. In this case, iret will also restore CSR
from the stack. This approach allows interrupt
service routines to access the entire 4 Mbytes of
address space; the drawback is that the inter-
rupt response time is slightly increased, be-
cause of the need to also save CSR on the
stack. Full compatibility with the original ST9 is
lost in this case, because the interrupt stack
frame is different; this difference, however,
should not affect the vast majority of programs.
agement Unit) Data Page Registers (DPR0,
DPR1, DPR2 and DPR3) are in page 21.
swapped with that of the Data Registers of ports
0-3.
Figure 11