ADV7184BSTZ Analog Devices Inc, ADV7184BSTZ Datasheet - Page 11

• Manufacturer Part Number: ADV7184BSTZ
• Description: IC DECODER VID SDTV MULTI 80LQFP
• Manufacturer: Analog Devices Inc
• Type: Video Decoderr

Specifications of ADV7184BSTZ

• Applications: Projectors, Recorders, Security
• Voltage - Supply, Analog: 3.15 V ~ 3.45 V
• Voltage - Supply, Digital: 1.65 V ~ 2 V
• Mounting Type: Surface Mount
• Package / Case: 80-LQFP
• Resolution (bits): 10bit
• Adc Sample Rate: 54MSPS
• Power Dissipation Pd: 550mW
• No. Of Input Channels: 12
• Supply Voltage Range: 1.65V To 2V, 3V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Tv /: RoHS Compliant
• Input Format: Analogue
• Output Format: Digital
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Pin No.
67
68
66
64
27
26
29
28
36
79
37
12
63
51
52
48, 49
54, 55
Mnemonic
SDA
SCLK
ALSB
RESET
LLC1
LLC2
XTAL
XTAL1
PWRDN
OE
ELPF
SFL
SOY
REFOUT
CML
CAPY1,
CAPY2
CAPC1,
CAPC2
Type
I/O
I
I
I
O
O
I
O
I
I
I
O
I
O
O
I
I
Description
I
I
This pin selects the I
a write to 0x40; set to Logic 1 sets the address to 0x42.
System Reset Input (active low). A minimum low reset pulse width of 5 ms is required to reset the
ADV7184 circuitry.
Line-Locked Clock 1. This is a line-locked output clock for the pixel data output by the ADV7184.
Nominally 27 MHz, but varies according to video line length.
Line-Locked Clock 2. This is a divide-by-2 version of the LLC1 output clock for the pixel data
output by the ADV7184. Nominally 13.5 MHz, but varies according to video line length.
Crystal Input. This is the input pin for the 28.63636 MHz crystal, or it can be overdriven by an
external 3.3 V, 28.63636 MHz clock oscillator source. In crystal mode, the crystal must be a
fundamental crystal.
This pin should be connected to the 28.63636 MHz crystal or left as a no connect if an external
3.3 V, 28.63636 MHz clock oscillator source is used to clock the ADV7184. In crystal mode, the
crystal must be a fundamental crystal.
Logic 0 on this pin places the ADV7184 in a power-down mode. Refer to the I
section for more options on power-down modes for the ADV7184.
When set to Logic 0, OE enables the pixel output bus, P15 to P0 of the ADV7184. Logic 1 on the
OE pin places P15 to P0, HS, VS, and SFL into a high impedance state.
The recommended external loop filter must be connected to this ELPF pin, as shown in Figure 52.
Subcarrier Frequency Lock. This pin contains a serial output stream that can be used to lock the
subcarrier frequency when this decoder is connected to any Analog Devices, Inc., digital video
encoder.
SYNC on Y. This input pin should only be used with the standard detection and identification function
(see the Standard Detection and Identification section). This pin should be connected to the Y
signal of a component input for standard identification function.
Internal Voltage Reference Output. Refer to Figure 52 for a recommended capacitor network for
this pin.
Common-Mode Level. The CML pin is a common-mode level for the internal ADCs. Refer to
Figure 52 for a recommended capacitor network for this pin.
ADC Capacitor Network. Refer to Figure 52 for a recommended capacitor network for this pin.
ADC Capacitor Network. Refer to Figure 52 for a recommended capacitor network for this pin.
2
2
C Port Serial Data Input/Output.
C Port Serial Clock Input. Maximum clock rate of 400 kHz.
Rev. A | Page 11 of 112
2
C address for the ADV7184. ALSB set to Logic 0 sets the address for
2
C Register Maps
ADV7184