ADV7321KSTZ Analog Devices Inc, ADV7321KSTZ Datasheet - Page 38

• Manufacturer Part Number: ADV7321KSTZ
• Description: IC VID ENC 6-12BIT DAC'S 64LQFP
• Manufacturer: Analog Devices Inc
• Type: Video Encoderr

Specifications of ADV7321KSTZ

• Applications: EVD, DVD, SD/PS/HDTV
• Voltage - Supply, Analog: 2.5V
• Voltage - Supply, Digital: 2.5V
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Input Format: Digital
• Output Format: Analog
• Supply Voltage Range: 2.375V To 2.625V
• Operating Temperature Range: 0°C To +70°C
• Tv / Video Case Style: LQFP
• No. Of Pins: 64
• Msl: MSL 1 - Unlimited
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADV7320/ADV7321
INPUT CONFIGURATION
When 10-bit input data is applied, the following bits must be set
to 1:
Address 0x13, Bit 2 (HD 10-bit enable)
Address 0x48, Bit 4 (SD 10-bit enable)
Note that the ADV7320 defaults to simultaneous SD and PS
upon power-up (Address[0x01]: Input Mode = 011).
SD ONLY
Address[0x01]: Input Mode = 000
In 8-/10-bit input mode, multiplexed data is input on Pins S9 to
S0 (or Pins Y9 to Y0, depending on Register Address 0x01, Bit
7), with S0 being the LSB in 10-bit input mode (see Table 21).
Input standards supported are ITU-R BT.601/656. In 16-/20-bit
input mode, the Y pixel data is input on Pins S9 to S2 and CrCb
data is input on Pins Y9 to Y2 (see Table 21).
16-/20-Bit Mode Operation
When Register 0x01 Bit 7 = 0, CrCb data is input on the Y bus
and Y data is input on the S bus. When Register 0x01 Bit 7 = 1,
CrCb data is input on the C bus, and Y data is input on Y bus.
The 27 MHz clock input must be input on Pin CLKIN_A. Input
sync signals are input on the S_VSYNC , S_HSYNC , and
S_BLANK pins.
Table 21. SD 8-/10-Bit and 16-/20-Bit Configuration
Parameter
Register 0x01, Bit 7 = 0
Register 0x01, Bit 7 = 1
Y Bus
S Bus
C Bus
Y Bus
S Bus
C Bus
*SELECTED BY ADDRESS 0x01, BIT 7: SEE TABLE 21.
DECODER
MPEG2
Figure 49. SD Only Input Mode
YCrCb
8-/10-Bit Mode
656/601, YCrCb
656/601, YCrCb
27MHz
10
3
S_VSYNC,
S_HSYNC,
S_BLANK
CLKIN_A
S[9:0] OR Y[9:0]*
Configuration
ADV7320/
ADV7321
16-/20-Bit Mode
CrCb
Y
Y
CrCb
Rev. A | Page 38 of 88
PS ONLY OR HDTV ONLY
Address[0x01]: Input Mode = 001 or 010, Respectively
YCrCb PS, HDTV, or any other HD YCrCb data can be input in
4:2:2 or 4:4:4. In 4:2:2 input format, the Y data is input on Pins
Y9 to Y0 and the CrCb data is input on Pins C9 to C0. In 4:4:4
input mode, Y data is input on Pins Y9 to Y0, Cb data is input on
Pins C9 to C0, and Cr data is input on Pins S9 to S0. If the
YCrCb data does not conform to SMPTE 293M (525p), ITU-R
BT.1358M (625p), SMPTE 274M (1080i), SMPTE 296M (720p),
SMPTE 240M (1035i), or BTA-T1004/1362, the async timing
mode must be used. RGB data can only be input in 4:4:4
format in PS or HDTV input modes when HD RGB input is
enabled. G data is input on Pins Y9 to Y0, R data is input on
Pins S9 to S0, and B data is input on Pins C9 to C0. The clock
signal must be input on Pin CLKIN_A.
SIMULTANEOUS SD/PS OR SD/HDTV
Address[0x01]: Input Mode 011 (SD 10-Bit, PS 20-Bit),
Input Mode 101 (SD and HD, SD Oversampled), or Input
Mode 110 (SD and HD, HD Oversampled)
YCrCb PS and HD data must be input in 4:2:2 format. In 4:2:2
input format, the HD Y data is input on Pins Y9 to Y0 and the
HD CrCb data is input on Pins C9 to C0. If PS 4:2:2 data is
interleaved onto a single 10-bit bus, Pins Y9 to Y0 are used for
the input port. The input data is input at 27 MHz, with the data
being clocked upon the rising and falling edges of the input
clock. The input mode register at Address 0x01 is set
accordingly. If the YCrCb data does not conform to SMPTE
293M (525p), ITU-R BT.1358M (625p), SMPTE 274M (1080i),
SMPTE 296M (720p), SMPTE 240M (1035i), or BTA-T1004/1362,
the async timing mode must be used.
INTERLACED TO
PROGRESSIVE
DECODER
MPEG2
YCrCb
Figure 50. Progressive Scan Input Mode
Cb
Cr
Y
27MHz
10
10
10
3
P_HSYNC,
P_BLANK
CLKIN_A
C[9:0]
S[9:0]
Y[9:0]
P_VSYNC,
ADV7320/
ADV7321