PCF8574AP,112 NXP Semiconductors, PCF8574AP,112 Datasheet - Page 16
![IC I/O EXPANDER I2C 8B 16DIP](/photos/6/52/65287/568-16-dip_sot38-4_sml.jpg)
PCF8574AP,112
Manufacturer Part Number
PCF8574AP,112
Description
IC I/O EXPANDER I2C 8B 16DIP
Manufacturer
NXP Semiconductors
Datasheet
1.PCF8574ATS3118.pdf
(24 pages)
Specifications of PCF8574AP,112
Package / Case
16-DIP (0.300", 7.62mm)
Interface
I²C
Number Of I /o
8
Interrupt Output
Yes
Frequency - Clock
100KHz
Voltage - Supply
2.5 V ~ 6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Includes
POR
Logic Family
PCF8574
Number Of Lines (input / Output)
8.0 / 8.0
Operating Supply Voltage
2.5 V to 6 V
Power Dissipation
400 mW
Operating Temperature Range
- 40 C to + 85 C
Logic Type
I/O Expander
Maximum Clock Frequency
100 KHz
Mounting Style
Through Hole
Number Of Input Lines
8.0
Number Of Output Lines
8.0
Output Current
25 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
568-3615 - DEMO BOARD I2C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-1073-5
933851670112
PCF8574APN
933851670112
PCF8574APN
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PCF8574AP,112
Manufacturer:
TI
Quantity:
7 820
Philips Semiconductors
11 I
Note
1. All the timing values are valid within the operating supply voltage and ambient temperature range and refer to V
2002 Nov 22
I
f
t
t
t
t
t
t
t
t
t
t
t
t
handbook, full pagewidth
SYMBOL
2
SCL
SW
BUF
SU;STA
HD;STA
LOW
HIGH
r
f
SU;DAT
HD;DAT
VD;DAT
SU;STO
C-bus timing (see Fig.16; note 1)
Remote 8-bit I/O expander for I
PROTOCOL
SDA
SCL
and V
2
C-BUS TIMING CHARACTERISTICS
IH
with an input voltage swing of V
SCL clock frequency
tolerable spike width on bus
bus free time
START condition set-up time
START condition hold time
SCL LOW time
SCL HIGH time
SCL and SDA rise time
SCL and SDA fall time
data set-up time
data hold time
SCL LOW to data out valid
STOP condition set-up time
t SU;STA
t
BUF
CONDITION
START
(S)
t HD;STA
t LOW
PARAMETER
r t
BIT 7
MSB
(A7)
t HIGH
Fig.16 I
SS
to V
t SU;DAT
2
t f
C-bus
DD
1 / f SCL
2
C-bus timing diagram.
.
BIT 6
(A6)
16
t
HD;DAT
4.7
4.7
4.0
4.7
4.0
250
0
4.0
MIN.
(R/W)
BIT 0
LSB
t VD;DAT
ACKNOWLEDGE
TYP.
(A)
MBD820
100
100
1.0
0.3
3.4
Product specification
MAX.
CONDITION
STOP
PCF8574
(P)
t SU;STO
kHz
ns
ns
ns
s
s
s
s
s
s
s
s
s
UNIT
IL