Z16M1720ASG1868 Zilog, Z16M1720ASG1868 Datasheet - Page 125

• Manufacturer Part Number: Z16M1720ASG1868
• Description: IC PCMCIA INTERFACE 100-VQFP
• Manufacturer: Zilog

Specifications of Z16M1720ASG1868

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 100-LQFP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

<   % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
  
cates that it is never loaded. This special situation is discussed in a later
section entitled “Fixed-Address Destination Ports.”
If the DMA is in an inactive state (Table 15) when the LOAD command is
written, another DMA control byte must precede the LOAD. Any other
command, such as DISABLE DMA, serves this purpose. Because LOAD
unforces a Forced-Ready condition, the LOAD must precede a FORCE
READY command when the latter is used.
Continue (D3)
This command clears the byte counter to zero but leaves the address
counters of both ports with their current contents. Transfers or searches
continue from where they left off after an ENABLE DMA command,
although the byte count starts over.
The CONTINUE command is typically used to transfer several blocks to
consecutive locations in memory when it is desirable to know when each
block has finished transferring. Specifically, an interrupt at the end of each
block may be needed. Use this command rather than a LOAD command to
transfer the next block after the interrupt. A new block length can be
entered in WR0 in conjunction with the CONTINUE command.
If the DMA is in an inactive state (Figure 15) when the CONTINUE
command is written, another DMA control byte must precede the
CONTINUE. Any other command, such as DISABLE DMA, serves this
purpose.
Disable Interrupts (AF)
The command is used in non-Z80 CPU environments to simulate the Z80
CPU’s automatic interrupt acknowledge to the DMA. When the DMA
interrupts a non-Z80 CPU, the CPU writes a DISABLE INTERRUPTS to
the DMA early in the service routine. This allows the INT line to go
inactive but prevents the DMA from sending subsequent interrupts while
UM008101-0601
Direct Memory Access