N25Q128A11BF840F Numonyx - A DIVISION OF MICRON SEMICONDUCTOR PRODUCTS, INC., N25Q128A11BF840F Datasheet - Page 117

no-image

N25Q128A11BF840F

Manufacturer Part Number
N25Q128A11BF840F
Description
IC SRL FLASH 128MB NMX 8-VDFPN
Manufacturer
Numonyx - A DIVISION OF MICRON SEMICONDUCTOR PRODUCTS, INC.
Series
Forté™r
Datasheet

Specifications of N25Q128A11BF840F

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
128M (16M x 8)
Speed
108MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
1.7 V ~ 2 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-VDFPN
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
N25Q128A11BF840F
9.2.4
9.2.5
DQ0
DQ1
C
S
0
Instruction
1
2
Figure 46. Read OTP instruction and data-out sequence DIO-SPI
Write Enable (WREN)
The Write Enable (WREN) instruction sets the Write Enable Latch (WEL) bit.
Apart form the parallelizing of the instruction code on the two pins DQ0 and DQ1, the
instruction functionality is exactly the same as the Write Enable (WREN) instruction of the
Extended SPI protocol.
Figure 47. Write Enable instruction sequence DIO-SPI
Write Disable (WRDI)
The Write Disable (WRDI) instruction resets the Write Enable Latch (WEL) bit.
Apart form the parallelizing of the instruction code on the two pins DQ0 and DQ1, the
instruction functionality is exactly the same as the Write Disable (WRDI) instruction of the
Extended SPI protocol, please refer to
details.
3
S
C
DQ0
DQ1
23 21 19 17
22 20 18 16
4
5
6
7
24-Bit Address
15 13 11 9
14 12 10 8
8
9 10 11
0
Instruction
12 13 14 15
7
6
5
4
1
3
2
2
1
0
3
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33
Section 9.1.10: Write Disable (WRDI)
Dual_Write_Enable
4
Dummy cycles
MSB
7
6
Data Out 1
5
4
3
2
1
0
Dual_Read_OTP
MSB
for further
6
7
Data Out n
4
5
2
3
117/185
0
1

Related parts for N25Q128A11BF840F