BLKD815EPFVU Intel, BLKD815EPFVU Datasheet - Page 61

no-image

BLKD815EPFVU

Manufacturer Part Number
BLKD815EPFVU
Description
Manufacturer
Intel
Datasheet

Specifications of BLKD815EPFVU

Lead Free Status / Rohs Status
Supplier Unconfirmed
2.6 Interrupts
2.7 PCI Interrupt Routing Map
Table 17.
Note:
This section describes interrupt sharing and how the interrupt signals are connected between the
PCI bus connectors and onboard PCI devices. The PCI specification specifies how interrupts can
be shared between devices attached to the PCI bus. In most cases, the small amount of latency
added by interrupt sharing does not affect the operation or throughput of the devices. In some
special cases where maximum performance is needed from a device, a PCI device should not share
an interrupt with other PCI devices. Use the following information to avoid sharing an interrupt
with a PCI add-in card.
PCI devices are categorized as follows to specify their interrupt grouping:
IRQ
NMI
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
INTA: By default, all add-in cards that require only one interrupt are in this category. For
almost all cards that require more than one interrupt, the first interrupt on the card is also
classified as INTA.
INTB: Generally, the second interrupt on add-in cards that require two or more interrupts is
classified as INTB. (This is not an absolute requirement.)
INTC and INTD: Generally, a third interrupt on add-in cards is classified as INTC and a
fourth interrupt is classified as INTD.
Default, but can be changed to another IRQ.
Interrupts
System Resource
I/O channel check
Reserved, interval timer
Reserved, keyboard buffer full
Reserved, cascade interrupt from slave PIC
COM2
COM1
LPT2 (Plug and Play option)/Audio/User available
Diskette drive
LPT1
Real-time clock
Reserved for ICH2 system management bus
User available
User available
Onboard mouse port (if present, else user available)
Reserved, math coprocessor
Primary IDE (if present, else user available)
Secondary IDE (if present, else user available)
(Note)
(Note)
(Note)
Technical Reference
61