TS68C429AMFA E2V, TS68C429AMFA Datasheet
TS68C429AMFA
Specifications of TS68C429AMFA
Related parts for TS68C429AMFA
TS68C429AMFA Summary of contents
Page 1
... Screening • MIL-STD-883, Class B • DESC Drawing 5962-955180 • e2v Standards e2v semiconductors SAS 2008 CMOS ARINC 429 Multichannel Receiver/Transmitter (MRT) TS68K family. e2v Visit our website: www.e2v.com for the latest version of the datasheet TS68C429A 0848E–HIREL–02/08 ...
Page 2
... TS68C429A memories. 2 0848E–HIREL–02/08 R suffix PGA 84 3, the TS68C429A is divided into five main blocks, the microprocessor TS68C429A F suffix CQFP 132 Ceramic Quad Flat Pack “Application Notes” on page 35). It can e2v semiconductors SAS 2008 e2v ...
Page 3
... Figure 1-1. Simplified Block Diagram e2v semiconductors SAS 2008 TS68C429A 3 0848E–HIREL–02/08 ...
Page 4
... Transmission “0” line of the channel 2. TX3H O Transmission “1” line of the channel 3. TX3L O Transmission “0” line of the channel 3. RX1H I Receiving “1” line of the channel 1. 4 0848E–HIREL–02/08 and “Terminal Connections” on page e2v semiconductors SAS 2008 TS68C429A 42. ...
Page 5
... I CC connection. CLK-SYS I The clock input is a single-phase signal used for internal timing of processor interface. CLK-ARINC I This input provides the timing clock to synchronize received/transmitted messaged. e2v semiconductors SAS 2008 TS68C429A is powered at +5 volts and GND is the ground CC 0848E–HIREL–02/08 5 ...
Page 6
... IEOTX Interrupt Control IRQRX IACKRX IEIRX IEORX CLK-SYS RESET TS68C429A TX1H TX1L TX2H 3 Transmitters TX2L TX3H TX3L RX1H RX1L RX2H RX2L RX3H RX3L RX4H RX4L 8 Receivers RX5H RX5L RX6H RX6L RX7H RX7L RX8H RX8L CLK-ARINC VCC GND e2v semiconductors SAS 2008 ...
Page 7
... CMOS/TTL Levels The TS68C429A doesn’t satisfy totally the input/output drive requirements of TTL logic devices, see Table 7-1 on page e2v semiconductors SAS 2008 11. TS68C429A “Terminal Connections” on page 42. ...
Page 8
... Test conditions M suffix V suffix Figure Figure 9) TS68C429A Max Unit +7.0 +7.0 400 mW +125 °C +85 °C +150 °C +160 °C +270 °C Min Max Units 4.5 5.5 -0.5 0.8 2.25 5.8 -55 +125 -40 +85 130 5 5 0.5 20 MHz e2v semiconductors SAS 2008 °C ° ...
Page 9
... T D solving equations (1) and (2) iteratively for any value of T The total thermal resistance of a package ( resenting the barrier to heat flow from the semiconductor junction to the package (case), surface ( and from the case to the outside ambient ( e2v semiconductors SAS 2008 2.25V 0. Symbol ...
Page 10
... Static electrical characteristics for the electrical variants. 7-4, Table 7-5: Dynamic electrical characteristics. (Table 7-1, Table 7-2), test methods refer to IEC 748-2 method number, where (Table 7-3, Table 7-4, Table TS68C429A is user dependent and can that CA 7-5), test methods refer to clause 5.5 of this e2v semiconductors SAS 2008 JA ...
Page 11
... Clock ARINC (CLK ARINC) Symbol Parameter t A Cycle Time CYC Clock Pulse Width CLA CHA Rise and Fall Times CRA CFA Note CYC CYC e2v semiconductors SAS 2008 +125 C or - ° ° ° CASE (V = 2.7V) OUT (V = 0.5V) OUT (V = 0.5V) OUT ( ...
Page 12
... The cycle ends when the first of CS, LDS/UDS goes high. Figure 7-2. Write Cycle Note: 1. LDS/UDS can be asserted on the same or previous CLK-SYS period as CS but (3) and (4) must be met. 12 0848E–HIREL–02/08 ± 10 TS68C429A e2v semiconductors SAS 2008 ...
Page 13
... Timing Characteristic Number Symbol Parameter 1 t Address valid to CS low AVCSL 2 t R/W valid to CS low RWVCSL 3 t Data in valid to LDS/UDS low DIVDSL 4 t CS, LDS/UDS, IACKxx valid to CLK-SYS low SVCL e2v semiconductors SAS 2008 TS68C429A (1) Min Max T 0848E–HIREL–02/08 Unit ...
Page 14
... ARINC line. This ARINC three-level state signals (“HIGH”, “NULL”, “LOW”) should be demultiplexed to generate the two RZ lines according to 14 0848E–HIREL–02/08 TS68C429A (1) Min Max T Figure e2v semiconductors SAS 2008 Unit 8-1. ...
Page 15
... Less Significant Word of the message (LSW) is contained in the upper address. The MSW should be read first because reading the LSW will release the buffer and allow trans- fer of a new message from the Shift-register. e2v semiconductors SAS 2008 17) except this difference, the TS68C429A behaves exactly shows the gap detection principle. ...
Page 16
... Figure 8-2. Receiver Channel Block Diagram Note: A valid message is stored in the Shift-Reg. until a new message arrives and so may be transferred to the message buffer as soon as the buffer is “freed”. 16 0848E–HIREL–02/08 TS68C429A e2v semiconductors SAS 2008 ...
Page 17
... Figure 8-3. Rebuilt clock CLK-ARINC Gap register Synchro counter End of msg 8.1.4 Register Description Four registers are associated to each receiver channel. These four registers are: a) receiver control b) gap register c) message buffer d) label control matrix e2v semiconductors SAS 2008 TS68C429A 17 0848E–HIREL–02/08 ...
Page 18
... TS68C429A Channel priority order e2v semiconductors SAS 2008 ...
Page 19
... After complete programming of the matrix, the LCMWE bit should be reset to “0” to allow normal receiv- ing mode. A “1” in the memory means that this label is allowed and a “0” means that this label must be ignored. e2v semiconductors SAS 2008 Comments 0: received message parity is correct if read, reset wrong parity flag if written. ...
Page 20
... Each transmitter channel has two output lines, Transmit line High (TXiH) and Transmit line Low (TXiL) which are not directly compatible with the bipolar modulated ARINC line. These RZ format lines should be translated by an outside device into ARINC three-level state signal according to 21. 20 0848E–HIREL–02/08 TS68C429A Figure 9-1 on page e2v semiconductors SAS 2008 ...
Page 21
... When the transmitter FIFO is empty and when no transmission is on going, the first write access to the FIFO has to be preceded by the following sequence: disable and enable transmission (see First FIFO access). e2v semiconductors SAS 2008 “Register Description” on page 17). “General Circuit Control” on page ...
Page 22
... Three registers are associated to each transmitter channel: • the frequency register, • the transmitter control register, • the FIFO. • The Frequency Register The frequency register is only accessible for writing operations by the user and contains the frequency divider. 22 0848E–HIREL–02/08 TS68C429A e2v semiconductors SAS 2008 ...
Page 23
... The transmission frequency can be computed by dividing the CLK ARINC frequency by the frequency register value. The frequency register must be loaded with a value greater or equal to 2. • The Transmitter Control Register The transmitter control register is accessible for reading and writing operations. Figure 9-4. Transmitter Control Register e2v semiconductors SAS 2008 TS68C429A 23 0848E–HIREL–02/08 ...
Page 24
... FIFO counter - this bit must be set to 1 before any write in the transmit buffer transition is not allowed at the same time transition of the bit 15 these four bits indicate the available space within the FIFO TS68C429A e2v semiconductors SAS 2008 ...
Page 25
... The data exchange is mandatory on 16 bits for access to the FIFO messages (transmitter) and to the message buffer (receiver). For other access it can be on byte on D0-D7 with LDS assertion or an D8- D15 with UDS assertion. e2v semiconductors SAS 2008 Comments 0: FIFO not empty 1: FIFO empty ...
Page 26
... Figure 9-6 and Figure 9-7 on page 27 Figure 9-6. Read Cycle Flow Chart 26 0848E–HIREL–02/08 show the read and write flow chart. TS68C429A e2v semiconductors SAS 2008 ...
Page 27
... IEIxx = 0. When IEIxx is tied high, IEOxx is forced high. The daisy chains can be used to program a priority between receivers and transmitters interrupts when only one interrupt level is needed. An example is given in e2v semiconductors SAS 2008 TS68C429A “Microprocessor Interface” on page 0848E–HIREL–02/08 Figure 9-8 35 ...
Page 28
... They are 15 possibilities to generate an interrupt and two lines to handle them more efficient, a unique vector number for each cause is given to the microprocessor as an answer to an IRQ. shows the interrupt acknowledge sequence flow chart. Figure 9-9. Interrupt Acknowledge Sequence Flow Chart 28 0848E–HIREL–02/08 TS68C429A Figure 9-9 e2v semiconductors SAS 2008 ...
Page 29
... The base register is only accessible for writing operations by the user. The base register must be pro- grammed at the initialization phase. It contains the base for the vector generation during an interrupt acknowledge. This allows the use of several peripherals. If not programmed interrupt vector is set to $OF. e2v semiconductors SAS 2008 TS68C429A 29 0848E–HIREL–02/08 ...
Page 30
... Figure 9-12. 9.4 Self-test Description A self-test has been implemented for the receiver control label matrix RAM and the transmitter FIFO. This test can be used to guarantee the good behavior of the different MRT’s memories. 30 0848E–HIREL–02/08 TS68C429A e2v semiconductors SAS 2008 ...
Page 31
... Self-test result: bit 8: 0: Transmitter 1 self-test is running, 1: End of Transmitter 1 self-test. bit 9: 0: Transmitter 2 self-test is running, 1: End of Transmitter 2 self-test. bit 10: 0: Transmitter 3 self-test is running, 1: End of Transmitter 3 self-test. e2v semiconductors SAS 2008 TS68C429A 31 0848E–HIREL–02/08 ...
Page 32
... TS68C429A e2v semiconductors SAS 2008 ...
Page 33
... SAS 2008 Access Register R/W Receiver-control-register W Gap-register R Message-buffer MSW R Message-buffer LSW R/W Receiver-control-register W Gap-register R Message-buffer MSW R Message-buffer LSW R/W ...
Page 34
... MRT address 2CH to 3FH and 44H to FFH do not generate DTACK signal (illegal address). 34 0848E–HIREL–02/08 Access Register R/W Transmit-control-register W Frequency-register W Message-FIFO MSW W Message-FIFO LSW R/W Status-register R/W Mask-register W Base-register R/W Self-test register R/W Label-control-matrix TS68C429A Transmission channel 3 Receiving channels 1-8 e2v semiconductors SAS 2008 ...
Page 35
... Application Notes (for additional details order the AN 68C429A) 10.1 Microprocessor Interface Figure 10-1. Typical Interface with TS68000 TS68000 (*) This kind of application can also work with an independant clk e2v semiconductors SAS 2008 IPLO - IPL2 3 FC0 - FC2 3 A1 Interrupt A2 Level A3 Decoder 9 Address A1 - A23 ...
Page 36
... Figure 10-2. Typical Interface with 68020/CPU 32 Core Microcontrollers 36 0848E–HIREL–02/08 TS68C429A e2v semiconductors SAS 2008 ...
Page 37
... Figure 10-3. Typical Interface with 68302 In this example, receiver interrupts have a higher priority than transmitter interrupts. e2v semiconductors SAS 2008 TS68C429A 37 0848E–HIREL–02/08 ...
Page 38
... INTERRUPTS Interrupts used ? Write "Base-register" Write "Mask-register" END INIT START SCAN Read "Status-register" no "RXi" bit = 1 ? yes Read "MSW" Read "LSW" All channel checked ? yes END SCAN TS68C429A Next Channel no yes no init all channel done ? yes yes no yes no e2v semiconductors SAS 2008 no ...
Page 39
... Figure 10-6. Receiver with Interrupt Flow-chart Figure 10-7. Transmitter without Interrupt Flow-chart Figure 10-8. Transmitter with Interrupt Flow-chart e2v semiconductors SAS 2008 IT START Read "MSW" Read "LSW" IT END START Read "Transmit-control-register" Extract "Nb-msg" (number of messages in FIFO) Init number messages to send (max = [8-"Nb-msg"]) Set pointer to Ist message Write " ...
Page 40
... Microcircuits are prepared for delivery in accordance with MIL-I-38535 or DESC. 11.2 Certificate of Compliance e2v offers a certificate of compliance with each shipment of parts, affirming the products are in compli- ance either with MIL-STD-883 or DESC and guaranteeing the parameters not tested at temperature extremes for the entire temperature range. ...
Page 41
... Package Mechanical Data 13.1 PGA 84 13.2 CQFP 132 e2v semiconductors SAS 2008 TS68C429A 41 0848E–HIREL–02/08 ...
Page 42
... RX4L GND RX5H RX6L RX8H VDD IEOTX IRQRX IACKTX IEITX VDD RX5L RX6H RX7H RX8L RX7L GND IEORX TS68C429A D14 D15 GND VDD VDD GND CLK-SYS VDD LDS UDS A8 CS R/W CLK-ARINC RESET VDD IACKRX IEIRX GND e2v semiconductors SAS 2008 ...
Page 43
... Ordering Information 15.1 Standard Product e2v Part Number Norms TS68C429AMRA e2v Standard TS68C429AMFA e2v Standard TS68C429AVRA e2v Standard TS68C429AVFA e2v Standard 15.2 HI-REL Products e2v Part Number Norms TS68C429AMRBCA MIL-STD-883 TS68C429AMFBCA MIL-STD-883 TS 68C429A Product Part (1) Identifier Code (2) 68C429A TS(X) Notes: 1. For availability of the different versions, contact your local e2v sales office. ...
Page 44
... AC Electrical Characteristics ................................................................................. 12 8 Functional Description .......................................................................... 14 8.1 Receiver Channel Unit (RCU) ............................................................................... 14 9 Transmitter Channel Unit (TCU) ........................................................... 20 9.1 Overview ............................................................................................................... 20 9.2 Outputs .................................................................................................................. 20 9.3 General Circuit Control .......................................................................................... 24 9.4 Self-test Description ..............................................................................................30 10 Application Notes .................................................................................. 35 10.1 Microprocessor Interface ..................................................................................... 35 e2v semiconductors SAS 2008 TS68C429A i 0848E–HIREL–02/08 ...
Page 45
... PGA 84 ................................................................................................................ 41 13.2 CQFP 132 ...........................................................................................................41 14 Terminal Connections ........................................................................... 42 14.1 84-lead PGA Assignment .................................................................................... 42 14.2 132-lead CQFP Assignment ................................................................................ 42 15 Ordering Information ............................................................................. 43 15.1 Standard Product ................................................................................................ 43 15.2 HI-REL Products ................................................................................................. 43 16 Document Revision History .................................................................. 43 Table of Contents ..................................................................................... i ii 0848E–HIREL–02/08 TS68C429A e2v semiconductors SAS 2008 ...
Page 46
... Germany and Austria e2v gmbh Industriestraße 29 82194 Gröbenzell Germany Tel: +49 (0) 842 410 570 Fax:: +49 (0) 842 284 547 E-Mail: enquiries-de@e2v.com e2v semiconductors SAS 2008 Americas e2v inc. 4 Westchester Plaza Elmsford NY 10523-1482 USA Tel: +1 (914) 592 6050 Fax:: +1 (914) 592-5148 E-Mail: enquiries-na@e2v ...