MT48LC16M16A2P-75:DTR Micron Technology Inc, MT48LC16M16A2P-75:DTR Datasheet - Page 86

no-image

MT48LC16M16A2P-75:DTR

Manufacturer Part Number
MT48LC16M16A2P-75:DTR
Description
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT48LC16M16A2P-75:DTR

Lead Free Status / Rohs Status
Compliant
Figure 55: Clock Suspend During READ Burst
PDF: 09005aef8091e6d1
256Mb_sdr.pdf - Rev. N 1/10 EN
Command
Note:
Internal
Address
clock
CKE
CLK
DQ
1. For this example, CL = 2, BL = 4 or greater, and DQM is LOW.
T0
READ
Bank,
Col n
T1
NOP
T2
NOP
D
OUT
86
T3
Micron Technology, Inc. reserves the right to change products or specifications without notice.
D
OUT
T4
NOP
T5
NOP
256Mb: x4, x8, x16 SDRAM
D
OUT
T6
Don’t Care
NOP
D
© 1999 Micron Technology, Inc. All rights reserved.
OUT
Clock Suspend

Related parts for MT48LC16M16A2P-75:DTR