CY7C67200-48BAI Cypress Semiconductor Corp, CY7C67200-48BAI Datasheet - Page 15

no-image

CY7C67200-48BAI

Manufacturer Part Number
CY7C67200-48BAI
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C67200-48BAI

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
FBGA
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C67200-48BAI
Manufacturer:
CYPRESS
Quantity:
1 500
Part Number:
CY7C67200-48BAI
Manufacturer:
CYPRESS
Quantity:
250
Part Number:
CY7C67200-48BAI
Manufacturer:
CYP
Quantity:
20 000
Document #: 38-08014 Rev. *G
UART Interrupt Enable (Bit 3)
The UART Interrupt Enable bit enables or disables the
following UART hardware interrupts: UART TX and UART RX.
1: Enable UART interrupt
0: Disable UART interrupt
GPIO Interrupt Enable (Bit 2)
The GPIO Interrupt Enable bit enables or disables the General
Purpose IO Pins Interrupt (See the GPIO Control Register).
When GPIO bit is reset, all pending GPIO interrupts are also
cleared.
1: Enable GPIO interrupt
0: Disable GPIO interrupt
Breakpoint Register [0xC014] [R/W]
Register Description
The Breakpoint Register holds the breakpoint address. When the program counter match this address, the INT127 interrupt
occurs. To clear this interrupt, a zero value must be written to this register.
Address (Bits [15:0])
The Address field is a 16-bit field containing the breakpoint address.
Bit #
Field
Read/Write
Default
Bit #
Field
Read/Write
Default
R/W
R/W
15
0
7
0
R/W
R/W
14
0
6
0
Figure 13. Breakpoint Register
R/W
R/W
13
0
5
0
R/W
R/W
12
0
4
0
Timer 1 Interrupt Enable (Bit 1)
The Timer 1 Interrupt Enable bit enables or disables the
TImer1 Interrupt Enable. When this bit is reset, all pending
Timer 1 interrupts are cleared.
1: Enable TM1 interrupt
0: Disable TM1 interrupt
Timer 0 Interrupt Enable (Bit 0)
The Timer 0 Interrupt Enable bit enables or disables the
TImer0 Interrupt Enable. When this bit is reset, all pending
Timer 0 interrupts are cleared.
1: Enable TM0 interrupt
0: Disable TM0 interrupt
Reserved
All reserved bits must be written as ‘0’.
Address...
...Address
R/W
R/W
11
0
3
0
R/W
R/W
10
0
2
0
R/W
R/W
9
0
1
0
CY7C67200
Page 15 of 78
R/W
R/W
8
0
0
0
[+] Feedback

Related parts for CY7C67200-48BAI