ICS8701CY IDT, Integrated Device Technology Inc, ICS8701CY Datasheet
ICS8701CY
Specifications of ICS8701CY
Available stocks
Related parts for ICS8701CY
ICS8701CY Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS8701 is a low skew, ÷1, ÷2 LVCMOS/LVTTL Clock Generator . The low impedance LVCMOS outputs are designed to drive 50Ω series orparallel terminated transmission lines. The effective fanout can be increased from 20 to ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
ABLE IN HARACTERISTICS ...
Page 4
BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs Package Thermal Impedance, θ JA Storage Temperature, T STG T 4A ABLE OWER UPPLY HARACTERISTICS ...
Page 5
T 4B. LVCMOS DC C ABLE HARACTERISTICS ...
Page 6
T 5A ABLE HARACTERISTICS ...
Page 7
P ARAMETER 1.65V± DDO LVCMOS GND -1.165V±5% 3.3V C /3. ORE UTPUT OAD EST V DDO DDO sk( UTPUT KEW V DDO ...
Page 8
Driver Termination For LVCMOS Output Termination, please refer to a separate Application Note: LVCMOS Driver Termination ECOMMENDATIONS FOR NUSED I : NPUTS LVCMOS ONTROL INS All control pins have internal pull-ups or pull-downs; additional ...
Page 9
ABLE VS IR LOW ABLE FOR JA θ θ θ θ θ Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered ...
Page 10
ACKAGE UTLINE UFFIX FOR EAD ABLE ...
Page 11
ABLE RDERING NFORMATION ...
Page 12
...
Page 13
We’ve Got Your Timing Solution. 6024 Silver Creek Valley Road San Jose, CA 95138 © 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of ...