PDIUSBD12D NXP Semiconductors, PDIUSBD12D Datasheet - Page 39

• Manufacturer Part Number: PDIUSBD12D
• Description: USB Interface IC USB INTRFC W/PARL BUS
• Manufacturer: NXP Semiconductors

Specifications of PDIUSBD12D

• Operating Supply Voltage: 4 V to 5.5 V
• Lead Free Status / Rohs Status: Details
• Other names: PDIUSBD12D,112

Philips Semiconductors
25. Figures
Fig 1.
Fig 2.
Fig 3.
Fig 4.
Fig 5.
Fig 6.
Fig 7.
Fig 8.
Fig 9.
Fig 10. Interrupt register, byte 2: bit allocation . . . . . . . . .17
Fig 11. Select Endpoint command: bit allocation . . . . . . .18
Fig 12. Read Endpoint Status: bit allocation . . . . . . . . . .18
Fig 13. Read Last Transaction Status register: bit
Fig 14. Set Endpoint Status: bit allocation . . . . . . . . . . . .21
Fig 15. Read Current Frame Number . . . . . . . . . . . . . . .22
Fig 16. Differential data-to-EOP transition skew and EOP
Fig 17. ALE timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
Fig 18. Parallel interface timing (I/O and DMA) . . . . . . . .27
Fig 19. Single-cycle DMA timing . . . . . . . . . . . . . . . . . . .28
Fig 20. Burst DMA timing . . . . . . . . . . . . . . . . . . . . . . . . .28
Fig 21. DMA terminated by EOT . . . . . . . . . . . . . . . . . . .28
Fig 22. Load for D+ and D- . . . . . . . . . . . . . . . . . . . . . . .29
Fig 23. Package outline SOT136-1 (SO28) . . . . . . . . . . .30
Fig 24. Package outline SOT361-1 (TSSOP28). . . . . . . .31
PDIUSBD12_9
Product data sheet
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . .3
Example of a parallel interface to an 80C51
microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
Set Address/Enable command: bit allocation . . .12
Set Endpoint Enable command: bit allocation . . .13
Set Mode command, configuration byte: bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Set Mode command, clock division factor byte: bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Set DMA command: bit allocation . . . . . . . . . . . .15
Interrupt register, byte 1: bit allocation . . . . . . . . .17
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
width. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
Rev. 09 — 11 May 2006
USB peripheral controller with parallel bus
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
PDIUSBD12
continued >>
38 of 39