ISL5217KI Intersil, ISL5217KI Datasheet - Page 12

• Manufacturer Part Number: ISL5217KI
• Description: Up/Down Conv Mixer 2.5V 196-Pin BGA
• Manufacturer: Intersil

Specifications of ISL5217KI

• Package: 196BGA
• Maximum Power Dissipation: 1970 mW
• Operating Supply Voltage: 2.5 V

Gain Control
The gain control is implemented through a scaling multiplier
followed by a scaling shift. The combination of the multiplier
and shifter provide the final output gain of the channel. Gain
adjustment can vary from -0.0026 to -144 dBFS.
Given a desired attenuation, the scaling multiplier value,
Gain
Gain
where INT[X] is the integer part of the real number X.
Table 5 details a few scaling multiplier values and their
associated attenuations.
Given a desired attenuation, the shifting value Gain
(2:0) can be determined by a table look-up. Refer to Table 6.
The gain control is loaded into Control Word 0xa.
0xa, bits 14:12 = Gain
0xa, bits 11:0 = Gain
GAIN
1111 1111 1111
1000 0000 0000
0100 0000 0000
0010 0000 0000
0001 0000 0000
0000 1000 0000
0000 0100 0000
0000 0010 0000
0000 0001 0000
0000 0000 1000
0000 0000 0100
0000 0000 0010
0000 0000 0001
MULT
MULT
(2:0)
000
001
010
011
100
101
110
111
GAIN
(0xa, 11:0)
SHIFT
(11:0) can be calculated by the following equation.
(11:0) = INT [10
TABLE 5. SCALING GAIN ATTENUATION
MULT
TABLE 6. GAIN SHIFT VALUES
GAIN (dBFS)
-72.247
-48.165
-30.103
-24.082
-18.062
-12.041
-6.021
MULT
0
SHIFT
GAIN (dBFS)
(11:0)
|(Gain(db)| / 20 )
-0.0026
-12.041
-18.062
-24.082
-30.103
-36.124
-42.144
-48.165
-54.186
-60.205
-66.226
-72.247
-6.021
(2:0)
12
SCALE
4096
256
BY
32
16
8
4
2
1
2
SCALING GAIN
12
SCALING GAIN
(V
(V
]
0.097656
OUT
OUT
0.78125
0.39062
0.19531
0.04828
0.02441
0.02441
0.39062
1.5625
99.97
3.125
3.125
100.0
50.0
25.0
12.5
6.25
6.25
12.5
25.0
50.0
/V
/V
SHIFT
IN
IN
)%
)%
ISL5217
Sampling NCO
The Sample Rate NCO provides the SAMPLE CLK and
sample clock phase information to the data input FIFO’s,
the shaping filters and the interpolation filters. The input
sample rate is set by the sample clock. The sample clock is
the MSB of the NCO accumulator and controls the
movement of sample data from the user to the shaping
filters. The coarse phase of the NCO accumulator controls
the processing of the shaping filter at 4x, 8x, or 16x the
sample clock rate. The fine phase of the NCO accumulator
controls the processing of the interpolation filter as it re-
samples the data from the shaping filter to the clock rate.
The block diagram is shown in Figure 11.
The sample frequency, SF, is set with 48-bit resolution. The
LSB is f
bits. Given a desired sample frequency, f
SF(47:0) can be calculated by the following equation.
SF (47:0) = INT [(f
The sample frequency, SF(47:0) is loaded 16 bits at a time
into Control Words 4, 5, and 6.
0x4, bits 15:0 = SF (47:32)
0x5, bits 15:0 = SF (31:16)
0x6, bits 15:0 = SF (15:0)
The output of the phase accumulator can be offset by phase
increments of 90 degrees without affecting the operation of
the phase accumulator. The desired offset increment is
loaded into FIR Control (0xd, bits 11:10).
Since it is not possible to represent all frequencies exactly
with an NCO, the phase accumulator length has been
extended to minimize the effect of phase error accumulation.
At an update rate of 1MHz, half an LSB of error in loading
the 48-bit accumulator is 1.8e-9. The accumulated phase
error after 1 year is 0.056 of a bit.
Leap Counter
In addition to lengthening the NCO accumulator, a 32-bit
counter is available for realizing fixed integer interpolation
rates. The carry-out of the fixed integer counter can be used
to clear the coarse and/or fine phase of the sample rate
NCO. The fixed integer counter also provides a precarry-out
that can be used to synchronize fixed integer counters in
other devices. The fixed integer counter is enabled by FIR
Control (0xd, bit 12).
In programming the FID to clear the NCO accumulator,
consideration must be provided to ensure that FID is
programmed to clear the Error term only when the desired
error term should have been zero with an integer multiple of
the symbol rate. Selecting GSM as an example, the FID
should clear the NCO accumulator every third multiple of the
symbol rate or every 270833.333 * 3 sample clocks, as the
error term should only be zeroed during integer multiples of
CLK
/2
48
. The internal accumulator resolution is 48
s
/ f
CLK
) * 2
48
]
s,
the value for
July 8, 2005
FN6004.3