AK4125VFP-E2 AKM Semiconductor Inc, AK4125VFP-E2 Datasheet - Page 12

• Manufacturer Part Number: AK4125VFP-E2
• Description: IC SAMPLE RATE CONVERTER 30VSOP
• Manufacturer: AKM Semiconductor Inc
• Series: -r
• Type: Sample Rate Converterr

Specifications of AK4125VFP-E2

• Applications: Automotive Systems, Home Theater, TV
• Mounting Type: Surface Mount
• Package / Case: 30-LSSOP (0.220", 5.60mm Width)
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 974-1042-2

■
The input port works in master mode or slave mode. An internal system clock is created by the internal PLL using ILRCK
(Mode 0 ∼ 2 of
an internal system clock is created by IMCLK (Mode 8 ∼ 15 of
pins select the master/slave and PLL mode. The PLL2-0 pins and IDIF2-0 pins should be controlled when the PDN pin =
“L”.
The IDIF2-0 pins select the audio interface format for the input port. The audio data is MSB first, 2’s compliment format.
The SDTI is latched on the rising edge of IBICK. Select the audio interface format when the PDN pin = “L”. When in
BYPASS mode, both IBICK and OBICK are fixed to 64fs.
Note 9. PLL lock rage is changed by the value of R and C connected FILT pin. Refer to “PLL Loop Filter”.
Note 10. IBCIK must be continuous except when the clocks are changed.
Note 11. IBCIK = 32fsi is supported only 16bit LSB justified and I
Note 12. Fixed to DVSS.
Note 13. Refer to “Soft Mute Operation” for Manual mode and Semi-Auto mode.
MS0379-E-05
Mode
Mode IDIF2
10
11
12
13
14
15
System Clock & Audio Interface Format for Input PORT
0
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
IMCLK = DVSS
ILRCK = Output
IBICK = Output
IMCLK = Input
ILRCK = Input
IBICK = Input
Master / Slave
H
H
H
H
L
L
L
L
Master
Slave
Table
IDIF1
H
H
H
H
L
L
L
L
2) or IBICK (Mode 4 ∼ 7 of
IDIF0
H
H
H
H
L
L
L
L
PLL2
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
Table 1. Input Audio Interface Format (Input PORT)
24/16bit, I
24/20bit, MSB justified
24bit, I
24bit, MSB justified
16bit, LSB justified
20bit, LSB justified
24bit, LSB justified
PLL1
Table 2. PLL Setting (Input PORT)
SDTI Format
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
OPERATION OVERVIEW
2
S Compatible
2
S Compatible
Table
PLL0
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
2) in slave mode. The MCLK is not needed in slave mode. And
- 12 -
16k ∼ 216kHz
8k ∼ 216kHz
8k ∼ 216kHz
8k ∼ 216kHz
8k ∼ 108kHz
8k ∼ 216kHz
8k ∼ 216kHz
8k ∼ 108kHz
8k ∼ 216kHz
ILRCK Freq
8k ∼ 96kHz
8k ∼ 54kHz
8k ∼ 54kHz
Table
(Note
(Note
ILRCK
Output
Input
2
S Compatible.
2) in master mode. The PLL2-0 pins and IDIF2-0
10)
9)
Reserved
IBICK
Output
Input
32fsi
Depending on
IBICK Freq
(Note
IDIF2-0
128fsi
64fsi
64fsi
64fs
(Note
≥ 48fsi or 32fsi
Reserved
IBICK Freq
10)
≥ 32fsi
≥ 40fsi
≥ 48fsi
≥ 48fsi
11)
64fs
64fs
(Note
(Note
IMCLK
needed.
needed.
128fs
256fs
512fs
128fs
192fs
384fs
768fs
192fs
Not
Not
12)
12)
Master / Slave
Master
Slave
Semi-Auto
Semi-Auto
Semi-Auto
Semi-Auto
(Note
[AK4125]
SMUTE
Manual
Manual
Manual
Manual
2010/05
13)