SC16IS750IPW,112 NXP Semiconductors, SC16IS750IPW,112 Datasheet - Page 30

• Manufacturer Part Number: SC16IS750IPW,112
• Description: IC UART I2C/SPI 24-TSSOP
• Manufacturer: NXP Semiconductors

Specifications of SC16IS750IPW,112

• Features: Low Current
• Number Of Channels: 1, UART
• Fifo's: 64 Byte
• Protocol: RS232, RS485
• Voltage - Supply: 2.5V, 3.3V, 5V
• With Auto Flow Control: Yes
• With False Start Bit Detection: Yes
• With Modem Control: Yes
• Mounting Type: Surface Mount
• Package / Case: 24-TSSOP (0.173", 4.40mm Width)
• Package: 24TSSOP
• Number Of Channels Per Chip: 1
• Maximum Data Rate: 5 Mbps
• Transmit Fifo: 64 Byte
• Transmitter And Receiver Fifo Counter: No
• Operating Supply Voltage: 2.5|3.3 V
• Minimum Single Supply Voltage: 2.3 V
• Maximum Processing Temperature: 260 °C
• Maximum Supply Current: 6 mA
• For Use With: 568-4000 - DEMO BOARD SPI/I2C TO DUAL UART568-3510 - DEMO BOARD SPI/I2C TO UART
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 568-4183-5; 935279278112; SC16IS750IPW; SC16IS750IPW

NXP Semiconductors
SC16IS740_750_760_6
Product data sheet
8.9 Interrupt Identification Register (IIR)
The IIR is a read-only 8-bit register which provides the source of the interrupt in a
prioritized manner.
Table 20.
Table 21.
[1]
[2]
Bit
7:6
5:1
0
Priority
level
1
2
2
3
4
5
6
7
Modem interrupt status must be read via MSR register and GPIO interrupt status must be read via IOState
register.
Only available on SC16IS750/SC16IS760.
IIR[5]
0
0
0
0
0
1
0
1
Symbol
IIR[7:6]
IIR[5:1]
IIR[0]
Interrupt Identification Register bits description
Interrupt source
IIR[4]
0
0
0
0
0
1
1
0
Table 20
Single UART with I
Description
mirror the contents of FCR[0]
5-bit encoded interrupt. See
interrupt status
Rev. 06 — 13 May 2008
logic 0 = an interrupt is pending
logic 1 = no interrupt is pending
IIR[3]
0
1
0
0
0
0
0
0
shows Interrupt Identification Register bit settings.
IIR[2]
1
1
1
0
0
0
0
0
2
C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
IIR[1]
1
0
0
1
0
0
0
0
SC16IS740/750/760
Table
IIR[0]
0
0
0
0
0
0
0
0
21.
Source of the interrupt
Receiver Line Status error
Receiver time-out interrupt
RHR interrupt
THR interrupt
modem interrupt
input pin change of state
received Xoff signal/
special character
CTS, RTS change of state
from active (LOW) to inactive
(HIGH)
© NXP B.V. 2008. All rights reserved.
[1][2]
[1][2]
30 of 62