UPD75112CW NEC, UPD75112CW Datasheet
![no-image](/images/manufacturer_photos/0/4/470/nec_sml.jpg)
UPD75112CW
Available stocks
Related parts for UPD75112CW
UPD75112CW Summary of contents
Page 1
... Ordering Code PD75112CW(A)- PD75112GF(A)- PD75116CW(A)- PD75116GF(A)- Remarks: Please refer to "Quality Grade on NEC Semicon- ductor Devices" (Document number IEI-1209) pub- lished by NEC Corporation to know the specifica- tion of quality grade on the devices and its recom- mended applications. Unless there are any particular functional differences, the PD75116(A) is described in this document as a representative product ...
Page 2
PD75112(A), 75116(A) Defferences between PD75112(A), 75116(A) and PD75112, 75116 Product Name Item Quality grade Electrical specifications Absolute maximum ratings DC characteristics Direct LED drive Outline of Functions Item No. of basic instruction Min. instruction execution time On-chip memory ROM RAM ...
Page 3
... Pin Configuration (Top View)............................................................................................... 4 2. Block Diagram......................................................................................................................... 6 3. Pin Functions......................................................................................................................... 7 3.1 Port Pins...................................................................................................................................................... 7 3.2 Non-Port Pins............................................................................................................................................... 8 3.3 Pin Input/Output Circuits............................................................................................................................ 9 3.4 Recommended Connection of Unused Pins............................................................................................. 10 3.5 Caution Relating to Use of P00/INT4 Pin and RESET Pin........................................................................ 10 4. Memory Configuration............................................................................................................. 11 5. Peripheral Hardware Functions.............................................................................................. 14 5.1 Digital Input/Output Port......................................................................................................................... 14 5.2 Clock Generator......................................................................................................................................... 14 5.3 Clock Output Circuit ...
Page 4
PD75112(A), 75116(A) 1. Pin Configuration (Top View) 64-Pin Plastic Shrink DIP (750 mil) P13/INT3 P12/INT2 P11/INT1 P10/INT0 PTH03 PTH02 PTH01 PTH00 P22/PCL P21/PTO1 P20/PTO0 P03/SI P02/SO P01/SCK P00/INT4 ...
Page 5
... PCL : Programmable Clock PTH00-PTH03 : Programmable Threshold Input INT0, INT1, INT4 : External Vectored Interrupt Input INT2, INT3 : External Test Input TI0, TI1 : Timer Input X1 Clock Oscillation RESET : Reset Connection V : Positive Power Supply Ground SS PD75112(A), 75116(A) 51 P131 50 P132 49 P133 48 P120 ...
Page 6
BASIC INTERVAL TIMER PROGRAM INTBT COUNTER (14) TI0 TIMER/EVENT COUNTER # 0 PTO0/P20 INTT0 TI1 TIMER/EVENT COUNTER PTO1/P21 # 1 INTT1 SI/P03 SERIAL SI/P02 INTERFACE SCK/P01 INTSIO INT0/P10 INT1/P11 INTERRUPT INT2/P12 CONTROL INT3/P13 INT4/P00 CLOCK OUTPUT PROGRAMMABLE CONTROL PTH00-PTH03 THRESHOLD ...
Page 7
Pin Functions 3.1 Port Pins Pin Name Input/ Output Function Pin P00 Input P01 Input/output P02 Input/output P03 Input P10 Input P11 P12 P13 P20 Input/output P21 P22 P23 P30 to P33 Input/output Input/output P40 to P43 P50 to ...
Page 8
... Input NC Circles indicate Schmitt trigger inputs. 2: When the PWB is shared with the PD75P116, connect the NC pin Dual Function Pin Threshold voltage ariable 4-bit analogy input port. External event pulse input for the timer/event counter or edge detect vector interrupt input. 1-bit input enable. ...
Page 9
Pin Input/Output Circuits PD75116(A) pin input/output crcuit are shown in sche- matic form. Figure 3-1 Pin Input/Output Circuits Type A IN CMOS specified input buffer Type B IN Schmitt triggered-input with hysteresis characteristics Type D data output disable Push-pull ...
Page 10
... NC Leave open or connect to V *1: Only when a power-on reset generator is built in by mask option, connect When the PWB is shared with the PD75P116, connect the NC pin to V directly 3.5 Caution Relating to Use of P00/INT4 Pin and RESET Pin In addition to the functions described in sections 3.1 and 3 ...
Page 11
Memory Configuration Program Memory (ROM) 12160 8 bits (0000H to 2F7FH): PD75112(A) 16256 8 bits (0000H to 3F7FH): 0000H to 0001H: Vector table for writing the program start address by reset 0002H to 000BH: Vector table for writing the ...
Page 12
PD75112(A), 75116(A) Figure 4-2 Program Memory Map ( PD75116(A)) Address 7 6 0000H MBE RBE Internal Reset Start Address Internal Reset Start Address (Low-Order 8 Bits) MBE RBE INTBT/INT4 Start Address 0002H INTBT/INT4 Start Address RBE INT0/INT1 Start Address MBE ...
Page 13
Figure 4-3 Data Memory Map Stack Area Data Area Static RAM (512 4) Peripheral Hardware Area 000H General Regoster Area 01FH 0FFH 100H 1FFH Not Incorporated F80H FFFH PD75112(A), 75116(A) Memory Bank Data Memory (32 4) Bank 0 256 4 ...
Page 14
PD75112(A), 75116(A) 5. Peripheral Hardware Functions 5.1 Digital Input/Output Port The digital input/output port has the following tree types. CMOS input (PORT0, 1) CMOS input/output (PORT 2 to PORT 9) N-ch open-drain input/output (PORT 12 to PORT 14): 12 Table ...
Page 15
Figure 5-1 Block Diagram of Clock Generator System Clock Oscillator Oscillation Stop PCC PCC0 PCC1 Inter- 4 nal Bus PCC2 HALT* PCC3 STOP* PCC2, PCC3 Crear Remarks 1: f =crystal/ceramic oscillator frequency =external clock frequency ...
Page 16
PD75112(A), 75116(A) 5.3 Clock Output Circuit The clock output circuit is a circuit to generate clock pulses from the P22/PCL pin used to supply the peripheral LSIs with clock pulses. Clock output (PCL): , 524 kHz, 262 kHz ...
Page 17
Figure 5-3 Basic Interval Timer Configuration From the Clock Generator 5 fxx/2 7 fxx/2 MPX 9 fxx/2 12 fxx BTM3 BTM2 BTM1 BTM0 *SET1 4 : Remark * indicates instruction execution. 5.5 Timer/Event Counter The PD75116(A) has a ...
Page 18
SET 1 TMn7 TMn6 TMn5 TMn4 TMn3 TMn2 TMn1 TMn0 TIn Input Buffer TIn *2 MPX From Clock Generator Timer Operation Start * 1: SET1: Instruction execution 2: Refer to Figure 5-1 3: Only channel 0 of the ...
Page 19
... The serial interface has the follow- ing two modes. Operation stop mode 3-wire serial I/O mode (MSB/LSB top switching possible) Connection with the PD75116(A) and the 75X series, 78K series and various I/O devices is possible in the 3- wire serial I/O mode. PD75112(A), 75116(A) 19 ...
Page 20
SIO0 P03/SI Shift Register (8) P02/SO P01/SCK *: SET1: Instruction execution Internal Bus 8 SIO7 SIO SIOM7 SIOM6 SIOM5 SIOM4 SIOM3 SIOM2 SIOM1 SIOM0 Over Flow Serial Clock Counter (3) Clear MPX SET1 * 8 SIOM ...
Page 21
ProgrammableThreshold Port (Analog Input Port) The PD75116(A) is equipped with 4-bit analog input pins (PTH00 to PTH03) capable of changing the thresh- old voltage. These pins are configured as shown in Figure 5-6. Sixteen threshold voltage (V ) values ...
Page 22
PD75112(A), 75116(A) 5.8 Bit Sequential Buffer ... 16 bit The bit sequential buffer is a special data memory for bit control. Since this buffer can easily operate bits by sequentially changing address and bit specifications, it can be conveniently be ...
Page 23
Interrupt Functions There are seven types of interrupt sources for the PD75116(A) to allow multi-interruption with priority. The PD75116(A) is also provided with two types of edge detection testable inputs. The PD75116 interrupt control circuit has the follow- ing ...
Page 24
IM1 IM0 INT IRQBT BT Edge INT4 IRQ4 Detection /P00 Circuit Edge INT0 IRQ0 Detection /P10 Circuit Edge INT1 IRQ1 Detection /P11 Circuit INTSIO IRQSIO INTT0 IRQT0 INTT1 IRQT1 Edge INT2 IRQ2 Detection /P12 Circuit Edge INT3 ...
Page 25
Stanby Functions Two types of standby modes (STOP and HALT modes) are available for the PD75116(A) to decrease power consumption during standby for program. Table 7-1 Operation Statuses in Standby Mode Set instruction Operation Clock generator status Basic interval ...
Page 26
PD75112(A), 75116(A) 8. Reset Functions The reset signal (RES) generator is configured as shown in Figure 8-1. Figure 8-1 Reset Signal Generator RESET Power-On Reset Circuit *: PONF setting (1) by SET1 instruction is not possible. 26 SWB Mask Option ...
Page 27
The power-on reset circuit generates the internal reset signal by rising of supply voltage. This pulse is used in the three ways according to the specification of mask option of SWA and SWB shown in Figure 8-1 (refer to "10. ...
Page 28
PD75112(A), 75116(A) Table 8-1 Hardware Statuses after Reset Hardware Program counter (PC) PWS Carry flag (CY) Skip flag (SK0 to SK2) Interrupt status flag (IST0, 1) Bank enable flags (MBE, RBE) Stack pointer (SP) Data memory (RAM) General registers (X, ...
Page 29
Instruction Set (1) Operand identifier and description method In the operand column of each instruction, describe the corresponding operand in accordance with the de- scription method for the operand identifier of the in- struction (refer to the "RA75X Assembler ...
Page 30
PD75112(A), 75116(A) (2) Legend in the description of operations register; 4-bit accumulator register register register register register register X ...
Page 31
Description of symbols in the addressing area column *1 MB=MBE MBS (MBS=0, 1, 15) *2 MB=0 MBE=0 : MB=0 (00H-7FH) *3 MB=15 (80H-FFH) MBE=1 : MB=MBS (MBS=0, 1, 15) *4 MB=15, fmem=FB0H-FBFH, FF0H=FFFH *5 MB=15, pmem=FC0H-FFFH *6 addr=0000H-2F7FH ( ...
Page 32
PD75112(A), 75116(A) Operand Instructions Mnemonic A, #n4 Transfer MOV reg1, #n4 XA, #n8 HL, #n8 rp2, #n8 A, @HL A, @HL+ A, @HL- A, @rpa1 XA, @HL @HL, A @HL mem XA, mem mem, A mem ...
Page 33
Instructions Mnemonic Operand Arithmetic A, #n4 ADDS XA, #n8 A, @HL XA, rp' rp' @HL ADDC XA, rp' rp' @HL SUBS XA, rp' rp' @HL SUBC XA, rp' rp' #n4 AND A, ...
Page 34
PD75112(A), 75116(A) Instructions Mnemonic Operand Compare XA, @HL SKE A, reg XA, rp' Carry Flag CY SET1 Operation CY CLR1 CY SKT CY NOT1 34 No. of Bytes Machine Cycle Operation 2+S Skip if XA=(HL) 2 2+S 2 Skip if ...
Page 35
Instructions Mnemonic Operand Memory Bit SET1 mem. bit Manipulation fmem. bit pmem. @L @H+mem. bit CLR1 mem. bit fmem. bit pmem. @L @H+mem. bit SKT mem. bit fmem. bit pmem. @L @H+mem. bit SKF mem. bit fmem. bit pmem. @L ...
Page 36
PD75112(A), 75116(A) Instructions Mnemonic Operand CALL Subroutine !addr Stack Control CALLF !faddr RET RETS RETI PUSH rp BS POP Interrupt Control Input/Output IN*1 A, PORTn XA, PORTn OUT*1 PORTn, A PORTn, XA HALT CPU ...
Page 37
Mask Option Selection The following mask options are available for the PD75116(A). Whether or not they should be incorporated can be selected. (1) Pins Mask Option Pin P120 to P123 Bit-wise pull-up resistor incorporation enable P130 to P133 P140 ...
Page 38
PD75112(A), 75116(A) 11. Electrical Specifications Absolute Maximum Ratings ( Parameter Symbol Power supply voltage V DD Input voltage V I1 Except for ports Ports Output voltage V O ...
Page 39
Operating Voltage (Ta = –40 to +85 C) Parameter CPU*1 Programmable threshold port (comparator input) Power-on reset circuit*3 Other hardware Except system clock oscillator, programmable threshold port and power-on reset circuit 2: Operating voltage range depends on the ...
Page 40
... X2 PD74HCU04 * 1: Oscillator frequency and X1 input frequency indicate only characteristics of the oscillator. Refer to AC characteristics for the instruction execution time. 2: The oscillation stabilizing time is necessary for oscillation to stabilize after V reaches oscillation voltage range MIN the STOP mode is released. 3: When the oscillator frequency is 4.19 MHz < f PCC=0011 should not be selected as instruction execution time ...
Page 41
DC Characteristics (Ta = – 2 Parameter Symbol Input voltage high V IH1 V IH2 V IH3 V IH4 Input vltage low V IL1 V IL2 V IL3 Output voltage high ...
Page 42
PD75112(A), 75116(A) Capacitance ( Symbol Parameter Input capacitance Output capacitance OUT C Input/output capacitance IO Comparator Characteristics (Ta = – 4.5 to 6.0 V) ...
Page 43
AC Characteristics (Ta = – 2 Parameter CPU clock cycle time* (min. instruction execution time = 1 machine cycle) TI0, TI1 input frquency TI0, TI1 input high and low-level widths SCK ...
Page 44
PD75112(A), 75116(A) *: The cycle time of the CPU clock ( input frequency of the ceramic crystal oscillator and the setting of the processor clock control register (PCC). The cycle time (t ) for V is shown below ...
Page 45
TI0 and TI1 Input Timing TI0, TI1 Serial Transfer Timing SCK SI SO Interrupt Input Timing INT0-INT4 1 TIL TIH t KCY SIK KSI 0.8 V Input Data 0 ...
Page 46
PD75112(A), 75116(A) RESET Input Timing t RSL RESET Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (Ta = –40 to +85 C) Parameter Data retention supply voltage Data retention supply current*1 Release signal set time Oscillation stabilization wait ...
Page 47
Data Retention Timing (STOP Mode Release by RESET STOP Instruction Execution RESET Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal STOP Instruction Execution Standby Release Signal (Interrupt Request) PD75112(A), 75116(A) Internal Reset ...
Page 48
PD75112(A), 75116(A) 12. Packing Information 64 PIN PLASTIC SHRINK DIP (750 mil NOTE 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition. 2) Item ...
Page 49
Plastic QFP (14 20) (Unit: mm) 64 PIN PLASTIC QFP (14 20 NOTE Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material ...
Page 50
...
Page 51
... Pin part temperature: 260 C max. Duration: 10 sec. max. Notice A version of this product with improved recommended soldering conditions is available. For details (improvements such as infrared reflow peak temperature extension (235 C, number of times: twice, relaxation of time limit), contact NEC sales PD75112(A), 75116(A) Recommended Condition Symbol IR30-00-1 VP15-00-1 WS60-00-1 ...
Page 52
... CMOS input/output: 10 Input Comparator: 4 Power-on reset circuit Power-on flag Supply voltage range Pin connection Quality grade 64-pin plastic shrink DIP (750 mil) Package 64-pin plastic QFP (14 52 (A) Series Products and Related PROM Prod- PD75108(A) ...
Page 53
... Emulation board for IE-75000R and IE-75001-R. Emulation probe for PD75112CW(A) and 75116CW(A). Emulation probe for PD75112GF(A) and 75116GF(A). 64-pin conversion socket EV-9200G64 added. PROM programmer PD75P116CW PROM programmer adapter connected to PG-1500 PD75P116GF PROM programmer adapter connected to PG-1500 Host machine TM PC-9800 series (MS-DOS Ver. 3.30 to 5.00A*3) IBM PC/AT ...
Page 54
... Document Name Package Manual Surface Mount Technology Manual Quality Grade on NEC Semiconductor Devices NEC Semiconductor Device Reliability & Quality Control Electrostatic Discharge (ESD) Test Semiconductor Devices Quality Guarantee Guide Microcomputer Related Products Guide Other Manufactures Volume Note: The contents of the above related documents are subject to change without notice ...
Page 55
PD75112(A), 75116(A) 55 ...
Page 56
... The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance ...