CS44800-CQZR Cirrus Logic Inc, CS44800-CQZR Datasheet - Page 51
![IC AMP CTLR DGTL 8CH 64-LQFP](/photos/6/80/68092/cs42888-dqz_sml.jpg)
CS44800-CQZR
Manufacturer Part Number
CS44800-CQZR
Description
IC AMP CTLR DGTL 8CH 64-LQFP
Manufacturer
Cirrus Logic Inc
Type
Amplifierr
Datasheet
1.CS44800-CQZR.pdf
(80 pages)
Specifications of CS44800-CQZR
Package / Case
64-LQFP
Applications
Automotive Audio
Mounting Type
Surface Mount
Product
Class-D
Operating Supply Voltage
2.5 V
Supply Current
150 mA
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 10 C
Supply Type
Digital
Supply Voltage (max)
2.62 V
Supply Voltage (min)
2.37 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1532 - BOARD EVAL FOR CS44800 PWM CTRL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
DS632F1
7.3
7.3.1
7.3.2
7.3.3
7.3.4
EN_SYS_CLK SYS_CLK_DIV1 SYS_CLK_DIV0
7
Clock Configuration and Power Control (address 02h)
Enable SYS_CLK Output (EN_SYS_CLK)
Default = 1
Function:
This bit enables the driver for the SYS_CLK signal. If the SYS_CLK output is unused, this bit should be
set to ‘0’b to disable the driver.
SYS_CLK Clock Divider Settings (SYS_CLK_DIV[1:0])
Default = 00
Function:
These two bits determine the divider for the XTAL clock signal for generating the SYS_CLK signal. During
a reset condition, with the RST input pin held low, the logic level on the MUTE input pin will determine the
divider used for the SYS_CLK output. If MUTE is pulled low, the SYS_CLK divider will be set to divide
the clock frequency on XTI by a factor of 1. If the MUTE pin is pulled high, the SYS_CLK output will be
set to perform a divide-by-2 on the XTI clock. The state of the MUTE pin will be latched on the rising edge
of the RST. The MUTE pin can then be used as defined.
PWM Master Clock Divider Settings (PWM_MCLK_DIV[1:0])
Default = 00
Function:
These two bits determine the divider for the XTAL clock signal for generating the PWM_MCLK signal.
Power Down XTAL (PDN_XTAL)
Default = 0
0 - Crystal Oscillator Circuit is running.
1 - Crystal Oscillator Circuit is powered down.
Function:
This bit is used to power down the crystal oscillator circuitry when not being used. When using a clock
signal attached to the XTI input, this bit should be set to ‘1’b.
6
SYS_CLK_DIV[1:0]
5
PWM_MCLK_DIV[1:0]
00
01
10
11
PWM_MCLK_DIV1
00
01
10
11
Use state of MUTE input pin following RST
4
SYS_CLK Clock Divider
PWM Master Clock
PWM_MCLK_DIV0 PDN_XTAL PDN_OUTPUT_MODE PDN
Divide by 2
Divide by 4
Divide by 8
Divide by 1
Divide by 2
Divide by 4
Divide by 8
condition
Divider
3
2
1
CS44800
0
51