CS44800-CQZR Cirrus Logic Inc, CS44800-CQZR Datasheet - Page 61
![IC AMP CTLR DGTL 8CH 64-LQFP](/photos/6/80/68092/cs42888-dqz_sml.jpg)
CS44800-CQZR
Manufacturer Part Number
CS44800-CQZR
Description
IC AMP CTLR DGTL 8CH 64-LQFP
Manufacturer
Cirrus Logic Inc
Type
Amplifierr
Datasheet
1.CS44800-CQZR.pdf
(80 pages)
Specifications of CS44800-CQZR
Package / Case
64-LQFP
Applications
Automotive Audio
Mounting Type
Surface Mount
Product
Class-D
Operating Supply Voltage
2.5 V
Supply Current
150 mA
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 10 C
Supply Type
Digital
Supply Voltage (max)
2.62 V
Supply Voltage (min)
2.37 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1532 - BOARD EVAL FOR CS44800 PWM CTRL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
DS632F1
7.15
7.15.1 Peak Signal Limit All Channels (LIMIT_ALL)
7.15.2 Peak Signal Limiter Enable (LIMIT_EN)
7.16
7.16.1 Attack Rate (ARATE[7:0])
RESERVED
ARATE7
7
7
Peak Limiter Control Register (address 15h)
Limiter Attack Rate (address 16h)
Default = 0
0 - individual channel
1 - all channels
Function:
When set to 0, the peak signal limiter will limit the maximum signal amplitude to prevent clipping on the
specific channel indicating clipping. The other channels will not be affected.
When set to 1, the peak signal limiter will limit the maximum signal amplitude to prevent clipping on ALL
channels in response to ANY single channel indicating clipping.
Default = 0
0 - Disabled
1 - Enabled
Function:
The CS44800 will limit the maximum signal amplitude to prevent clipping when this function is enabled.
Peak Signal Limiting is performed by digital attenuation. The attack rate is determined by the Limiter At-
tack Rate register.
Default = 00010000
Function:
The limiter attack rate is user selectable. The effective rate is a function of the SRC output sampling fre-
quency and the value in the Limiter Attack Rate register. Rates are calculated using the function
RATE = (32/{value})/SRC Fs, where {value} is the decimal value in the Limiter Attack Rate register and
SRC Fs is the output sample rate of the SRC which is determined by the PWM master clock frequency.
SRC Fs equals 384 kHz for 24.576 MHz based clocks and 421.875 kHz for 27.000 MHz based clocks.
Note: A value of zero in this register is not recommended, as it will induce erratic behavior of the limiter.
Use the LIM_EN bit to disable the limiter function (see
RESERVED
ARATE6
6
6
RESERVED
ARATE5
5
5
RESERVED
ARATE4
4
4
RESERVED
ARATE3
3
3
Peak Limiter Control Register (address
RESERVED
ARATE2
2
2
LIMIT_ALL
ARATE1
1
1
CS44800
LIMIT_EN
ARATE0
15h)).
0
0
61