CS8416-CNZ Cirrus Logic Inc, CS8416-CNZ Datasheet - Page 34

• Manufacturer Part Number: CS8416-CNZ
• Description: IC RCVR DGTL 192KHZ 28QFN COMM
• Manufacturer: Cirrus Logic Inc
• Type: Digital Audio Interface Receiverr

Specifications of CS8416-CNZ

• Applications: Digital Audio
• Mounting Type: Surface Mount
• Package / Case: 28-QFN
• Audio Control Type: Digital
• Control Interface: I2C, SPI
• Control / Process Application: AV & DVD Receivers, CD-R, Digital Mixing Consoles
• Supply Voltage Range: 3.13V To 5.25V, 3.13V To 3.46V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1017 - BOARD EVAL FOR CS8416 RCVR
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 598-1723

34
12.2
SDA
SCL
SDA
SCL
START
START
I²C Mode
In I²C Mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. There
is no CS pin. Pins AD0 and AD1 form the two least significant bits of the chip address and should be con-
nected through a resistor to VL or DGND as desired. The GPO2 pin is used to set the AD2 bit by connecting
a 47 k Ω resistor from the GPO2 pin to VL or to DGND. The states of the pins are sensed while the CS8416
is being reset.
The signal timings for a read and write cycle are shown in
as a falling transition of SDA while the clock is high. A Stop condition is a rising transition while the clock is
high. All other transitions of SDA occur while the clock is low. The first byte sent to the CS8416 after a Start
condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write). The upper 4
bits of the 7-bit address field are fixed at 0010. To communicate with a CS8416, the chip address field, which
is the first byte sent to the CS8416, should match 0010 followed by the settings of the AD2, AD1, and AD0
pins. The eighth bit of the address is the R/W bit. If the operation is a write, the next byte includes the Mem-
ory Address Pointer (MAP) which selects the register to be read or written. If the operation is a read, the
contents of the register pointed to by the MAP will be output. The MAP automatically increments, so data
from successive registers will appear consecutively. Each byte is separated by an acknowledge bit (ACK).
The ACK bit is output from the CS8416 after each input byte is read, and is input to the CS8416 from the
microcontroller after each transmitted byte.
Note that the read operation can not set the MAP, so an aborted write operation is used as a preamble. As
shown in
condition.
0 0 1 0 AD2 AD1 AD0 0
0 0 1 0 AD2 AD1 AD0 0
0
0
CHIP ADDRESS (WRITE)
CHIP ADDRESS (WRITE)
1
1
2
Figure
2
3
3
4
4
5
13, the write operation is aborted after the acknowledge for the MAP byte by sending a stop
6
5
Figure 12. Control Port Timing, I²C Slave Mode Write
Figure 13. Control Port Timing, I²C Slave Mode Read
7
6
ACK
8
7
9
0
ACK
8
10 11
6
9
0
5
MAP BYTE
12 13 14 15
10 11
6
4
MAP BYTE
5
3
12
2
4
1
13 14 15
3
16
0
ACK
2
STOP
17 18
START
1
16 17 18
0
19
ACK
0 0 1 0 AD2 AD1 AD0 1
20 21 22 23 24
CHIP ADDRESS (READ)
7
Figures 12
19
6
DATA
24 25
1
0
25
ACK
26 27 28
26
and 13. A Start condition is defined
ACK
27 28
7
7
DATA
DATA +1
6
0
ACK
1
DATA +1
0
7
0
7
DATA +n
6
DATA + n
7
1
CS8416
0
0
DS578F3
ACK
NO
ACK
STOP
STOP