CS8422-CNZ Cirrus Logic Inc, CS8422-CNZ Datasheet - Page 58

IC SAMPLE RATE CONVERTER 32QFN

CS8422-CNZ

Manufacturer Part Number
CS8422-CNZ
Description
IC SAMPLE RATE CONVERTER 32QFN
Manufacturer
Cirrus Logic Inc
Type
Sample Rate Converterr
Datasheet

Specifications of CS8422-CNZ

Package / Case
32-QFN
Applications
Digital Audio
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 55 C
Mounting Style
SMD/SMT
Package
32QFN
Operating Temperature
-55 to 125 °C
Audio Control Type
Sample Rate Converter
Control Interface
I2C, SPI
Supply Voltage Range
1.71V To 5.25V
Operating Temperature Range
-40°C To +85°C
Audio Ic Case Style
QFN
No. Of Pins
32
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1568 - BOARD EVAL FOR CS8422 RCVR
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1732

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8422-CNZ
Manufacturer:
CIRRUS
Quantity:
99
Part Number:
CS8422-CNZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8422-CNZ
Quantity:
100
Part Number:
CS8422-CNZR
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8422-CNZR
0
Company:
Part Number:
CS8422-CNZR
Quantity:
12 000
58
11.18 Format Detect Status (12h)
11.19 Receiver Error (13h)
Reserved
PCM
7
7
COPY - SCMS copyright indicator
ORIG - SCMS generation indicator, decoded from the category code and the L bit.
Note:
EMPH – Indicates if the input channel status data indicates that the incoming audio data has been pre-em-
phasized.
Note:
PCM – Un-compressed PCM data was detected.
IEC61937 – IEC61937 data was detected.
DTS_LD – DTS_LD data was detected.
DTS_CD – DTS_CD data was detected.
HD_CD – HD_CD data was detected.
DGTL_SIL – Digital Silence was detected: at least 2047 consecutive constant samples of the same 24-bit
audio data on both channels.
This register contains the AES3 receiver status bits. Unmasked bits will go high on occurrence of the error,
and will stay high until the register is read. Reading the register resets all bits to 0, unless the receiver error
interrupt mode is set to level active and the error source is still true. Bits that are masked off in the receiver
error mask register will always be 0 in this register.
QCRC - Q-subcode data CRC error indicator. Updated on Q-subcode block boundaries
1 - Received channel status block is in the professional format.
0 - Copyright asserted.
1 - Copyright not asserted. If the category code is set to General in the incoming AES3 stream, copyright
will always be indicated by COPY, even when the stream indicates no copyright.
0 - Received data is 1st generation or higher.
1 - Received data is original.
0 – 50 s/15 s pre-emphasis indicated.
1 – 50 s/15 s pre-emphasis not indicated.
0 - No error.
1 - Error.
COPY and ORIG will both be set to 1 if incoming data is flagged as professional or if the receiver
is not in use.
PCM, DTS_LD, DTS_CD and IEC61937 are mutually exclusive. A ‘1’ indicated the condition
was detected.
IEC61937
QCRC
6
6
DTS_LD
CCRC
5
5
UNLOCK
DTS_CD
4
4
HD_CD
V
3
3
DGTL_SIL
CONF
2
2
Reserved
BIP
1
1
CS8422
Reserved
DS692F1
PAR
0
0

Related parts for CS8422-CNZ