E-TDA7342NTR STMicroelectronics, E-TDA7342NTR Datasheet

no-image

E-TDA7342NTR

Manufacturer Part Number
E-TDA7342NTR
Description
IC AUDIO PROCESSOR 32-LQFP
Manufacturer
STMicroelectronics
Type
Audio Processorr
Datasheet

Specifications of E-TDA7342NTR

Mounting Type
Surface Mount
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Applications
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
E-TDA7342NTR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Features
Description
The audioprocessor TDA7342 is an upgrade of
the TDA731X audioprocessor family.
Order codes
November 2006
Input multiplexer
– Two stereo and one mono inputs
– One quasi differential input
– Selectable input gain for optimal adaptation
Fully programmable loudness function
Volume control in 0.3dB steps including gain
up to 20dB
Zero crossing mute, soft mute and direct mute
Bass and treble control
Four speaker attenuators
– Four independent speakers control in
– Independent mute function
All functions programmable via serial I
to different sources
1.25dB steps for balance and fader facilities
TDA7342NTR
Part number
TDA7342N
2
C bus
Package
LQFP32
LQFP32
Digitally controlled audio processor
Rev 2
Due to a highly linear signal processing, using
CMOS-switching techniques instead of standard
bipolar multipliers, very low distortion and very
low noise are obtained. Several new features like
softmute, and zero-crossing mute are
implemented. The soft Mute function can be
activated in two ways:
1.
2.
Very low DC stepping is obtained by use of a
BICMOS technology.
Via serial bus (Mute byte, bit D0)
Directly on pin 21 through an I/O line of the
microcontroller
LQFP32
Tape and reel
Packing
Tube
TDA7342
www.st.com
1/20
1

Related parts for E-TDA7342NTR

E-TDA7342NTR Summary of contents

Page 1

... The soft Mute function can be 2 activated in two ways: C bus 1. Via serial bus (Mute byte, bit D0) 2. Directly on pin 21 through an I/O line of the microcontroller Very low DC stepping is obtained by use of a BICMOS technology. Package LQFP32 LQFP32 Rev 2 ...

Page 2

... I2C Bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.1 Data validity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.2 Start and stop conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.3 Byte format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.4 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.5 Transmission without acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 4 Software specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.1 Interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.2 Auto increment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.3 Transmitted data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.4 Data byte specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 ...

Page 3

... Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Table 2. Thermal data Table 3. Quick reference data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Table 4. Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Table 5. Subaddress (receive mode Table 6. Send mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Table 7. Input selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Table 8. Loudness . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Table 9. Mute . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Table 10. Speaker attenuators (LF, LR, RF, RR Table 11. Bass/Treble Table 12. Volume . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Table 13. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 List of tables 3/20 ...

Page 4

... List of figures List of figures Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 2. Pin connections (Top view Figure 3. Data validity on the I2C BUS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 4. Timing diagram of I2C BUS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 5. Acknowledge on the I2C BUS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 6. Interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Figure 7. LQFP32 Mechanical data & package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4/20 TDA7342 ...

Page 5

... TDA7342 1 Block diagram and pin descriptions 1.1 Block diagram Figure 1. Block diagram LEFT L2 12 INPUTS GND MONO INPUT R2 6 RIGHT INPUTS C5 SUPPLY CREF V S 1.2 Pin description Figure 2. Pin connections (Top view) C11 C13 47nF OUT(L) IN(L) LOUD( ZERO LOUD+ CROSS + ...

Page 6

... Value 10.5 - -55 to 150 Value 150 Min. Typ 2.1 2.6 0.01 106 100 -59.7 -14 -10 -38.75 0 100 = 25°C; all gains = 0dB 1KHz. Refer amb Min. Typ. 70 100 2.1 2.6 80 100 2 -0.75 0 10.25 11.25 12.25 TDA7342 Unit V °C °C Unit °C/W Max. ...

Page 7

... IMAX Input selector BIT (0dB) Input selector BIT D6 = 1(- 6dB RMS f = 10KHz RMS 20Hz to 20KHz; Flat -20dB G = -20 to -58dB Adjacent attenuation Steps From 0dB to A Loud = On Electrical specifications = 25°C; all gains = 0dB 1KHz. Refer amb Min. Typ. 2.75 3.75 2.3 1 =1KHz 0. ...

Page 8

... WIN = 10 WIN = 01 WIN = 00 0dB to Mute C = 22nF -20dB CSM I MAX C = 22nF -20dB CSM I MIN CSM CSM (2) Soft mute active Data word = XXX11111 Adjacent attenuation steps = 25°C; all gains = 0dB 1KHz. Refer amb Min. Typ 160 80 100 0 MAX 1 MIN 1.5 2.5 ...

Page 9

... IL V Input High Voltage lN I Input Current lN Output Voltage SDA V O Acknowledge 1. WIN represents the MUTE programming bit pair D6, D5 for the zero crossing window threshold 2. Internal pull-up resistor to Vs/2; LOW = softmute active = 9V 10KΩ 50Ω Parameter Test condition 1KHz 20kHz " ...

Page 10

... SCL line is LOW. 3.2 Start and stop conditions As shown in fig start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition. ...

Page 11

... TDA7342 Figure 3. Data validity on the I Figure 4. Timing diagram of I Figure 5. Acknowledge on the I SCL SDA 2 C BUS SDA SCL DATA LINE CHANGE STABLE, DATA DATA VALID ALLOWED 2 C BUS SCL SDA D99AU1032 START 2 C BUS MSB START D99AU1033 I2C Bus interface D99AU1031 ...

Page 12

... D05AU1575 ACK = Acknowledge S = Start P = Stop I = Auto Increment X = Not used Max clock speed 500kbits/s 4.2 Auto increment If bit I in the subaddress byte is set to "1", the auto increment of the subaddress is enabled Table 5. Subaddress (receive mode) MSB X X 12/20 SUBADDRESS LSB MSB 0 0 R/W ...

Page 13

... The transmitted data is automatically updated after each ACK. Transmission can be repeated without new chip address. 4.4 Data byte specification X = not relevant; set to "1" during testing Table 7. Input selector MSB For example to select the IN 2 input with a gain of 7.5dB the Data Byte is ...

Page 14

... Software specification Table 8. Loudness MSB For example to select -17.5dB attenuation, loudness OFF, the Data Byte is NOTE 1: If the loudness is switched OFF, the loudness stage is acting like a volume attenuator with flat frequency response determine the attenuation level. Table 9. Mute MSB 14/ LSB D4 D3 ...

Page 15

... An additional direct mute function is included in the speaker attenuators. Note 4: Bass cut for very low frequencies; should not be used at +16 and +18dB bass boost (DC gain) Table 10. Speaker attenuators MSB For example an attenuation of 25dB on a selected output is given by Table 11. Bass/Treble MSB D7 D6 LSB (LF, LR, RF, RR ...

Page 16

... Software specification Table 11. Bass/Treble (continued) MSB For example 12dB Treble and -8dB Bass give the following data byte 16/ TDA7342 LSB Function -10dB 1 1 -8dB 0 0 -6dB 0 1 -4dB 1 0 -2dB 1 1 0dB 1 1 0dB 1 0 2dB 0 1 4dB 0 0 6dB 1 1 8dB ...

Page 17

... TDA7342 Table 12. Volume MSB For example to select -47.81dB Volume the Data Byte is Power on RESET: All Bytes Set NB. Purchase of I license under the Philips I components the Components of STMicrolectronics, conveys Patent Rights to use these 2 C system, provided that the system conforms 2 C Standard Specifications as defined by Philips. ...

Page 18

... In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ...

Page 19

... TDA7342 6 Revision history Table 13. Document revision history Date 24-Jan-2006 20-Nov-2006 Revision 1 Initial release. 2 Update package information, layout changes, text modifications. Revision history Changes 19/20 ...

Page 20

... The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America ...

Related keywords