IP4770_71_72CZ16 NXP Semiconductors, IP4770_71_72CZ16 Datasheet - Page 8
![The IP4770CZ16, IP4771CZ16, IP4772CZ16 is connected between the VGA/DVIinterface and the video graphics controller and includes level shifting for the DDC signals,buffering for the SYNC lines as well as high-level ESD protection diodes for the RGBsig](/photos/41/52/415279/sot519-1_3d_sml.gif)
IP4770_71_72CZ16
Manufacturer Part Number
IP4770_71_72CZ16
Description
The IP4770CZ16, IP4771CZ16, IP4772CZ16 is connected between the VGA/DVIinterface and the video graphics controller and includes level shifting for the DDC signals,buffering for the SYNC lines as well as high-level ESD protection diodes for the RGBsig
Manufacturer
NXP Semiconductors
Datasheet
1.IP4770_71_72CZ16.pdf
(14 pages)
NXP Semiconductors
11. Application information
IP4770_71_72CZ16
Product data sheet
Fig 3.
VCCA_DAC
DDC_DATA
Application diagram
DDC_CLK
VCCGPIO
VCC_5V
GREEN
HSYNC
VSYNC
BLUE
RED
The IP4770CZ16, IP4771CZ16, IP4772CZ16 should be placed as close as possible to the
VGA/DVI interface connector.
The ESD protection channels VIDEO_1, VIDEO_2 and VIDEO_3 can be connected in any
order with RBG signals.
The 100 kΩ resistors between the DDC_OUTx channels and VCC_5V are optional. They
may be used, if required, to pull-up the DDC_OUTx lines to VCC_5V when no monitor is
connected to the VGA connector. Backflow current can flow between pins DDC_OUTx
and VCC_5V via these resistors when VCC_5V is powered down.
3 × 75 Ω
FILTER
FILTER
FILTER
All information provided in this document is subject to legal disclaimers.
V
V
V
VIDEO_1
VIDEO_2
VIDEO_3
CC(SYNC)
CC(DCC)
CC(VIDEO)
Rev. 2 — 19 May 2011
IP4770CZ16
IP4771CZ16
IP4772CZ16
100 kΩ
100 kΩ
SYNC_OUT2
SYNC_OUT1
DCC_OUT2
DCC_OUT1
SYNC_IN2
SYNC_IN1
DCC_IN2
DCC_IN1
IP4770/71/72CZ16
EMI-filter
VGA/video interface
VSYNC_OUT
SYNC_GND
HSYNC_OUT
DDC_DATA
DIG_GND
DDC_CLK
RED_VIDEO
GREEN_VIDEO
BLUE_VIDEO
RED_GND
GREEN_GND
BLUE_GND
© NXP B.V. 2011. All rights reserved.
001aae819
8 of 14