P89LPC9381 NXP Semiconductors, P89LPC9381 Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
P89LPC9381
Manufacturer Part Number
P89LPC9381
Description
The P89LPC9381 is a single-chip microcontroller, available in low-cost packages, basedon a high performance processor architecture that executes instructions in two to fourclocks, six times the rate of standard 80C51 devices
Manufacturer
NXP Semiconductors
Datasheet
1.P89LPC9381.pdf
(60 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P89LPC9381FA,112
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
P89LPC9381FDH,512
Manufacturer:
LT
Quantity:
2 340
Company:
Part Number:
P89LPC9381FDHЈ¬512
Manufacturer:
PH3
Quantity:
1 122
Philips Semiconductors
P89LPC9381_1
Product data sheet
7.19.10 The 9
7.19.6 Framing error
7.19.7 Break detect
7.19.8 Double buffering
7.19.9 Transmit interrupts with double buffering enabled (modes 1, 2 and 3)
Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6)
is ‘1’, framing errors can be made available in SCON.7 respectively. If SMOD0 is ‘0’,
SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when
SMOD0 is ‘0’.
Break detect is reported in the status register (SSTAT). A break is detected when
11 consecutive bits are sensed LOW. The break detect can be used to reset the device
and force the device into ISP mode.
The UART has a transmit double buffer that allows buffering of the next character to be
written to SBUF while the first character is being transmitted. Double buffering allows
transmission of a string of characters with only one stop bit between any two characters,
as long as the next character is written between the start bit and the stop bit of the
previous character.
Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is
compatible with the conventional 80C51 UART. If enabled, the UART allows writing to
SnBUF while the previous data is being shifted out. Double buffering is only allowed in
Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled
(DBMOD = 0).
Unlike the conventional UART, in double buffering mode, the TX interrupt is generated
when the double buffer is ready to receive new data.
If double buffering is disabled TB8 can be written before or after SBUF is written, as long
as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until
the bit is shifted out, as indicated by the TX interrupt.
If double buffering is enabled, TB8 must be updated before SBUF is written, as TB8 will
be double-buffered together with SBUF data.
th
bit (bit 8) in double buffering (modes 1, 2 and 3)
Rev. 01 — 8 September 2006
8-bit microcontroller with 10-bit ADC
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
P89LPC9381
28 of 60