STM32F101RE STMicroelectronics, STM32F101RE Datasheet - Page 85
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F101RE
Manufacturer Part Number
STM32F101RE
Description
Mainstream Access line, ARM Cortex-M3 MCU with 512 Kbytes Flash, 36 MHz CPU
Manufacturer
STMicroelectronics
Datasheet
1.STM32F101VD.pdf
(112 pages)
Specifications of STM32F101RE
Core
ARM 32-bit Cortex™-M3 CPU
Conversion Range
0 to 3.6 V
Peripherals Supported
timers, ADC, DAC, SPIs, I2Cs and USARTs
Systick Timer
a 24-bit downcounter
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F101RET6
Manufacturer:
STMicroelectronics
Quantity:
10 000
STM32F101xC, STM32F101xD, STM32F101xE
5.3.15
Figure 43. I/O AC characteristics definition
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, R
Unless otherwise specified, the parameters given in
performed under ambient temperature and V
Table
Table 49.
1. Guaranteed by design, not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution
Figure 44. Recommended NRST pin protection
1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the V
V
V
V
V
V
NF(NRST)
IH(NRST)
IL(NRST)
Symbol
F(NRST)
hys(NRST)
the series resistance must be minimum
Table
R
10.
PU
49. Otherwise the reset will not be taken into account by the device.
(1)
(1)
(1)
(1)
PU
NRST pin characteristics
(see
NRST Input low level voltage
NRST Input high level voltage
NRST Schmitt trigger voltage
hysteresis
Weak pull-up equivalent resistor
NRST Input filtered pulse
NRST Input not filtered pulse
EXT ERNAL
OUTPUT
ON 50pF
Maximum frequency is achieved if (t r + t f ) ≤ 2/3)T and if the duty cycle is (45-55%)
Table
Parameter
46).
t r(I O)out
Doc ID 14610 Rev 8
(~10% order)
10%
50%
when loaded by 50pF
90%
.
(2)
DD
Conditions
supply voltage conditions summarized in
V
IN
T
10%
=
Table 49
V
50%
SS
90%
t r(I O)out
–0.5
Min
300
are derived from tests
IL(NRST)
30
2
Electrical characteristics
max level specified in
Typ
200
40
V
DD
Max
100
0.8
50
+0.5
ai14131
85/112
Unit
to
mV
kΩ
ns
ns
V