74LVC3G34DP,125 NXP Semiconductors, 74LVC3G34DP,125 Datasheet - Page 17

IC BUFFER TRPL N-INVERT 8TSSOP

74LVC3G34DP,125

Manufacturer Part Number
74LVC3G34DP,125
Description
IC BUFFER TRPL N-INVERT 8TSSOP
Manufacturer
NXP Semiconductors
Series
74LVCr
Datasheet

Specifications of 74LVC3G34DP,125

Logic Type
Buffer/Line Driver, Non-Inverting
Package / Case
8-TSSOP
Number Of Elements
3
Number Of Bits Per Element
1
Current - Output High, Low
32mA, 32mA
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Logic Family
74LVC
Number Of Channels Per Chip
3
Polarity
Non-Inverting
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.65 V
Maximum Operating Temperature
125 C
Mounting Style
SMD/SMT
High Level Output Current
- 32 mA
Input Bias Current (max)
40 uA
Low Level Output Current
32 mA
Maximum Power Dissipation
250 mW
Minimum Operating Temperature
- 40 C
Number Of Lines (input / Output)
3 / 3
Propagation Delay Time
4 ns
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
74LVC3G34DP-G
74LVC3G34DP-G
935275566125
NXP Semiconductors
Fig 17. Package outline SOT1203 (XSON8)
74LVC3G34
Product data sheet
XSON8: extremely thin small outline package; no leads;
8 terminals; body 1.35 x 1.0 x 0.35 mm
Dimensions
Note
1. Including plating thickness.
2. Visible depending upon used manufacturing technology.
mm
SOT1203
Unit
Outline
version
max
nom
min
0.35 0.04
A
(1)
A
1
terminal 1
index area
0.20
0.15
0.12
e
b
(8×)
IEC
L
(2)
1.40
1.35
1.30
1
D
1.05
1.00
0.95
E
1
8
0.55 0.35
e
JEDEC
e
1
All information provided in this document is subject to legal disclaimers.
2
7
e
1
References
e
D
Rev. 8 — 2 September 2010
1
0.35
0.30
0.27
0
L
3
6
0.40
0.35
0.32
e
L
1
1
JEITA
b
4
5
scale
0.5
A
E
L
1
A
1 mm
(4×)
(2)
European
projection
74LVC3G34
© NXP B.V. 2010. All rights reserved.
Issue date
10-04-02
10-04-06
Triple buffer
sot1203_po
SOT1203
17 of 21

Related parts for 74LVC3G34DP,125