74LVT244AD,112 NXP Semiconductors, 74LVT244AD,112 Datasheet - Page 3

• Manufacturer Part Number: 74LVT244AD,112
• Description: IC BUFF/DVR TRI-ST DUAL 20SOIC
• Manufacturer: NXP Semiconductors
• Series: 74LVTr

Specifications of 74LVT244AD,112

• Logic Type: Buffer/Line Driver, Non-Inverting
• Number Of Elements: 2
• Number Of Bits Per Element: 4
• Current - Output High, Low: 32mA, 64mA
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-SOIC (7.5mm Width)
• Logic Family: LVT
• Logical Function: Buffer/Line Driver
• Number Of Elements: 2
• Number Of Channels: 8
• Number Of Inputs: 8
• Number Of Outputs: 8
• Operating Supply Voltage (typ): 3.3V
• Package Type: SO
• Output Type: 3-State
• Polarity: Non-Inverting
• Propagation Delay Time: 6.7ns
• High Level Output Current: -32mA
• Low Level Output Current: 64mA
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 2.7V
• Quiescent Current: 12mA
• Technology: BiCMOS
• Pin Count: 20
• Mounting: Surface Mount
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 74LVT244AD; 74LVT244AD; 935167130112

NXP Semiconductors
5. Pinning information
Table 2.
74LVT_LVTH244A_4
Product data sheet
Symbol
1OE, 2OE
1A0, 1A1, 1A2, 1A3
2Y0, 2Y1, 2Y2, 2Y3
GND
2A0, 2A1, 2A2, 2A3
1Y0, 1Y1, 1Y2, 1Y3,
V
Fig 3.
CC
Pin configuration for SO20 and (T)SSOP20
Pin description
GND
1OE
1A0
2Y3
1A1
2Y2
1A2
2Y1
1A3
2Y0
10
1
2
3
4
5
6
7
8
9
5.1 Pinning
5.2 Pin description
Pin
1, 19
2, 4, 6, 8
9, 7, 5, 3
10
11, 13, 15, 17 data input
18, 16, 14, 12 data output
20
74LVTH244A
74LVT244A
001aae510
Description
output enable input (active low)
data input
data output
ground (0 V)
supply voltage
20
19
18
17
16
15
14
13
12
11
V
2OE
1Y0
2A3
1Y1
2A2
1Y2
2A1
1Y3
2A0
CC
Rev. 04 — 3 September 2008
Fig 4.
74LVT244A; 74LVTH244A
(1) The die substrate is attached to this pad using a
conductive die attach material. It cannot be used as a
supply pin or input.
Pin configuration for DHVQFN20
index area
terminal 1
1A0
2Y3
1A1
2Y2
1A2
2Y1
1A3
2Y0
3.3 V octal buffer/line driver; 3-state
Transparent top view
2
3
4
5
6
7
8
9
74LVTH244A
74LVT244A
GND
(1)
19
18
17
16
15
14
13
12
001aah764
© NXP B.V. 2008. All rights reserved.
2OE
1Y0
2A3
1Y1
2A2
1Y2
2A1
1Y3
3 of 15