HY27UF084G2B Hynix Semiconductor, HY27UF084G2B Datasheet - Page 7

no-image

HY27UF084G2B

Manufacturer Part Number
HY27UF084G2B
Description
4gb Nand Flash
Manufacturer
Hynix Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HY27UF084G2B
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Part Number:
HY27UF084G2B-TPCB
Manufacturer:
HYNIX
Quantity:
11 250
Part Number:
HY27UF084G2B-TPCB
Manufacturer:
HYNIX
Quantity:
12 500
Part Number:
HY27UF084G2B-TPCB
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Part Number:
HY27UF084G2B-TPIB
Manufacturer:
HYNIX
Quantity:
26
Part Number:
HY27UF084G2B-TPIB
Manufacturer:
HYINX
Quantity:
1
Part Number:
HY27UF084G2B-TPIB
Manufacturer:
HYNIX
Quantity:
1 000
Rev 0.4 / Jan. 2008
1.2 PIN DESCRIPTION
NOTE:
1. For x16 version only
2. A 0.1uF capacitor should be connected between the Vcc Supply Voltage pin and the Vss Ground pin to decouple
3. An internal voltage detector disables all functions whenever VCC is below 1.8V (3.3V version) or 1.1V (1.8V)
IO8-IO15
Pin Name
IO0-IO7
the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required
during program and erase operations.
version to protect the device from any involuntary program/erase during power transitions.
CLE
ALE
R/B
Vcc
Vss
WE
WP
NC
CE
RE
(1)
DATA INPUTS/OUTPUTS
The IO pins allow to input command, address and data and to output data during read / program
operations. The inputs are latched on the rising edge of Write Enable (WE). The I/O buffer float to
High-Z when the device is deselected or the outputs are disabled.
COMMAND LATCH ENABLE
This input activates the latching of the IO inputs inside the Command Register on the Rising edge of
Write Enable (WE).
ADDRESS LATCH ENABLE
This input activates the latching of the IO inputs inside the Address Register on the Rising edge of
Write Enable (WE).
CHIP ENABLE
This input controls the selection of the device.
WRITE ENABLE
This input acts as clock to latch Command, Address and Data. The IO inputs are latched on the rise
edge of WE.
READ ENABLE
The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is
valid tREA after the falling edge of RE which also increments the internal column address counter by
one.
WRITE PROTECT
The WP pin, when Low, provides an Hardware protection against undesired modify (program / erase)
operations.
READY BUSY
The Ready/Busy output is an Open Drain pin that signals the state of the memory.
SUPPLY VOLTAGE
The Vcc supplies the power for all the operations (Read, Write, Erase).
GROUND
NO CONNECTION
Table 2: Pin Description
Description
4Gbit (512Mx8bit) NAND Flash
HY27UF(08/16)4G2B Series
7

Related parts for HY27UF084G2B