PDU138 Data Delay Devices, Inc., PDU138 Datasheet - Page 2

• Manufacturer Part Number: PDU138
• Description: 3-bit Programmable Delay Line
• Manufacturer: Data Delay Devices, Inc.

ADDRESS UPDATE
The PDU138 is a memory device. As such,
special precautions must be taken when
changing the delay address in order to prevent
spurious output signals. The timing restrictions
are shown in Figure 1.
After the last signal edge to be delayed has
appeared on the OUT pin, a minimum time, T
is required before the address lines can change.
This time is given by the following relation:
where A
codes, respectively. Violation of this constraint
may, depending on the history of the input signal,
cause spurious signals to appear on the OUT pin.
The possibility of spurious signals persists until
the required T
A similar situation occurs when using the EN/
signal to disable the output while IN is active. In
this case, the unit must be held in the disabled
state until the device is able to “clear” itself. This
is achieved by holding the EN/ signal high and the
IN signal low for a time given by:
Violation of this constraint may, depending on the
history of the input signal, cause spurious signals
to appear on the OUT pin. The possibility of
spurious signals persists until the required T
has elapsed.
PDU138
Doc #02004
5/6/02
T
T
i-1
A2-A0
EN/
IN
OUT
OAX
DISH
and A
= max { (A
OAX
= A
i
are the old and new address
has elapsed.
i
Tel: [phone]
* T
INC
T
i
T
ENIS
- A
AENS
i-1
TD
) * T
A
PW
INC
DATA DELAY DEVICES, INC.
APPLICATION NOTES
A
, 0 }
IN
i-1
PW
Fax: [phone]
Figure 1: Timing Diagram
OU
DISH
OAX
,
T
OAX
INPUT RESTRICTIONS
There are three types of restrictions on input
pulse width and period listed in the AC
Characteristics table. The recommended
conditions are those for which the delay tolerance
specifications and monotonicity are guaranteed.
The suggested conditions are those for which
signals will propagate through the unit without
significant distortion. The absolute conditions
are those for which the unit will produce some
type of output for a given input.
When operating the unit between the
recommended and absolute conditions, the
delays may deviate from their values at low
frequency. However, these deviations will remain
constant from pulse to pulse if the input pulse
width and period remain fixed. In other words,
the delay of the unit exhibits frequency and pulse
width dependence when operated beyond the
recommended conditions. Please consult the
technical staff at Data Delay Devices if your
application has specific high-frequency
requirements.
Please note that the increment tolerances listed
represent a design goal. Although most delay
increments will fall within tolerance, they are not
guaranteed throughout the address range of the
unit. Monotonicity is, however, guaranteed over
all addresses.
T
AIS
http://www.datadelay.com
T
DISO
A
i
T
DISH
2