MB15E07SL Fujitsu Media Devices, MB15E07SL Datasheet - Page 3

no-image

MB15E07SL

Manufacturer Part Number
MB15E07SL
Description
Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler
Manufacturer
Fujitsu Media Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MB15E07SLPFV
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Part Number:
MB15E07SLPFV1
Manufacturer:
FUJ
Quantity:
1 261
Part Number:
MB15E07SLPFV1-G-BND-ER-6
Manufacturer:
JST
Quantity:
30 000
Part Number:
MB15E07SLPFV1-G-BND-NH-6
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Part Number:
MB15E07SLPFV1-G-ER
Manufacturer:
FUJI
Quantity:
2 632
Part Number:
MB15E07SLPFV1-G-ER-6E1
Manufacturer:
FUJI
Quantity:
1 100
Part Number:
MB15E07SLPFV1-GBND
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Part Number:
MB15E07SLPV1-G-6E1
Manufacturer:
Fujitsu Semiconductor America
Quantity:
135
SSOP
PIN DESCRIPTIONS
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
Pin no.
BCC
16
10
11
12
13
14
15
1
2
3
4
5
6
7
8
9
OSC
LD/fout
OSC
name
Clock
GND
Data
Xfin
Pin
V
PS
ZC
D
LE
V
fin
CC
P
R
P
O
OUT
IN
I/O
O
O
O
O
O
I
I
I
I
I
I
I
I
Programmable reference divider input. Connection to a TCXO.
Oscillator output.
Power supply voltage input for the charge pump.
Power supply voltage input.
Charge pump output.
Phase of the charge pump can be selected via programming of the FC bit.
Ground.
Prescaler complementary input, which should be grounded via a capacitor.
Prescaler input.
Connection to an external VCO should be done via AC coupling.
Clock input for the 19-bit shift register.
Data is shifted into the shift register on the rising edge of the clock.
(Open is prohibited.)
Serial data input using binary code.
The last bit of the data is a control bit. (Open is prohibited.)
Load enable signal input. (Open is prohibited.)
When LE is set high, the data in the shift register is transferred to a latch
according to the control bit in the serial data.
Power saving mode control. This pin must be set at “L” at Power-ON.
(Open is prohibited.)
PS = “H”; Normal mode
PS = “L”; Power saving mode
Forced high-impedance control for the charge pump (with internal pull up
resistor.)
ZC = “H”; Normal Do output.
ZC = “L”; Do becomes high impedance.
Lock detect signal output (LD)/phase comparator monitoring output (fout).
The output signal is selected via programming of the LDS bit.
LDS = “H”; outputs fout (fr/fp monitoring output)
LDS = “L”; outputs LD (“H” at locking, “L” at unlocking.)
Phase comparator N-channel open drain output for an external charge
pump. Phase can be selected via programming of the FC bit.
Phase comparator CMOS output for an external charge pump. Phase can
be selected via programming of the FC bit.
Descriptions
MB15E07SL
3

Related parts for MB15E07SL