S2054 AMCC (Applied Micro Circuits Corp), S2054 Datasheet - Page 2

no-image

S2054

Manufacturer Part Number
S2054
Description
Bicmos Lvpecl Clock Generator Fibre Channel And Gigabit Ethernet Transceiver
Manufacturer
AMCC (Applied Micro Circuits Corp)
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S2054A4
Manufacturer:
FORTRON
Quantity:
176
Part Number:
S2054C
Quantity:
6
Part Number:
S2054C
Manufacturer:
AMCC
Quantity:
1 831
Figure 3. Functional Block Diagram
S2054 OVERVIEW
The S2054 transmitter and receiver provide serializa-
tion and deserialization functions for block-encoded
data to implement a Fibre Channel interface. Opera-
tion of the S2054 is straightforward, as depicted in
Figure 2. The sequence of operations is as follows:
Transmitter
Receiver
The 10-bit parallel data handled by the S2054 device
should be from a DC-balanced encoding scheme, such
as the 8B/10B transmission code, in which informa-
tion to be transmitted is encoded 8 bits at a time into
10-bit transmission characters
ANSI X3.230 FC-PH (Fibre Channel Physical and Sig-
naling Interface).
1. A.X. Widmer and P.A. Franaszek, “A Byte-Oriented DC Balanced (0,4) 8B/10B Transmission Code,” IBM Research Report RC 9391,
May 1982.
2
S2054
1. 10-bit parallel input
2. Parallel-to-serial conversion
3. Serial output
1. Clock and data recovery from serial input
2. Serial-to-parallel conversion
3. Frame detection
4. 10-bit parallel output
REFCLKP/N
RX1P/N
RX0P/N
-LCK_REF
EN_CDET
TREFCLK
TESTEN
RCVSEL
TX [0:9]
EWRAP
TP/N
2
2
1
, and be compliant with
CONTROL
10
LOGIC
3:1
D
FIBRE CHANNEL AND GIGABIT ETHERNET TRANSCEIVER
Latch
Input
Q
MULTIPLIER
F 0 = F 1 X 10
PLL CLOCK
RECOVERY
PLL CLOCK
10
REGISTER
Figure 2. Interface Diagram
Internal clocking and control functions are transpar-
ent to the user. Details of data timing can be seen in
Figure 4. A block diagram showing the basic chip
operation is shown in Figure 3.
Loopback
Local loopback is supported by the chip, and pro-
vides a capability for performing offline testing of the
interface to ensure the integrity of the serial channel
before enabling the transmission medium. It also al-
lows for system diagnostics.
SHIFT
BITCLK
Data Out
REFCLK
Parallel
Data In
Serial
D
REGISTER
SHIFT
COM_DET
DETECT
LOGIC
0
1
D
EWRAP
Transceiver
Q
S2054
10
2
2
RX[0:9]
COM_DET
RBC1
RBC0
RCVSEL
TX0P/N
TX1P/N
0
1
RBC0/1
COM_DET
Parallel
Data Out
Serial
Data In

Related parts for S2054