AD9957 Analog Devices, AD9957 Datasheet - Page 4

no-image

AD9957

Manufacturer Part Number
AD9957
Description
1 GSPS Quadrature Digital Upconverter
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9957/PCBZ
Manufacturer:
LT
Quantity:
962
Part Number:
AD9957BSVZ
Manufacturer:
AD
Quantity:
1 200
Part Number:
AD9957BSVZ
Manufacturer:
ADI
Quantity:
2
Part Number:
AD9957BSVZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9957BSVZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9957BSVZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9957BSVZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9957BSVZ-REEL
Quantity:
950
Part Number:
AD9957BSVZ??
Manufacturer:
AD
Quantity:
100
www.DataSheet4U.com
DataSheet
AD9957
Parameter
NOISE SPECTRAL DENSITY (NSD) Continued
Eight Tone, 500KHz Tone Spacing
fout = 50 MHz
fout = 104 MHz
fout = 209 MHz
fout = 315 Mhz
fout = 403 MHz
MODULATOR CHARACTERISTICS (260MHz A
Input Data: 10MS/s, QPSK, 4x Oversampled
I/Q Offset
Error Vector Magnitude
Input Data: 10MS/s GMSK 4x Oversampled
I/Q Offset
Error Vector Magnitude
Input Data: 10MS/s 256-QAM 4x Oversampled
I/Q Offset
Error Vector Magnitude
Adjacent Channel Leakage Ratio (ACLR)
WCDMA with 3.84MHz BW, 5MHz Channel Spacing
fDAC=1GSPS, fOUT=200MHz
fDAC=1GSPS, fOUT=400MHz
TIMING CHARACTERISTICS
Parallel Data Bus
Maximum Frequency
Minimum TxEnable Pulse Width Low
Minimum TxEnable Pulse Width High
Minimum Data Setup Time (TxEnable to PDClk)
Minium Data Hold Time (PDClk rising edge to data change)
Serial Control Bus
Maximum Frequency
Minimum Clock Pulse Width Low
Minimum Clock Pulse Width High
Maximum Clock Rise/Fall Time
Minimum Data Setup Time DVDD_I/O = 3.3 V
Minimum Data Hold Time
Maximum Data Valid Time
Wake-Up Time
Minimum Reset Pulse Width High
I/O UPDATE, PS0, PS1 to SYNCCLK Setup Time DVDD_I/O = 3.3 V
I/O UPDATE, PS0, PS1 to SYNCCLK Hold Time
Latency
I/O UPDATE to Frequency Change Propagation Delay
I/O UPDATE to Phase Offset Change Propagation Delay
I/O UPDATE to Amplitude Change Propagation Delay
CMOS LOGIC INPUTS
Logic 1 Voltage
Logic 0 Voltage
Logic 1 Current
Logic 0 Current
Input Capacitance
4
U
.com
2
OUT
Rev. PrF | Page 4 of 38
Min
55
TBD
TBD
7
7
3
0
5
4
0
24
24
16
2.2
Typ
TBD
TBD
TBD
TBD
TBD
65
0.4
TBD
TBD
TBD
TBD
79
74
250
2
2
4
0
25
2
25
3
2
PRELIMINARY TECHNICAL DATA
Max
1
TBD
TBD
0.8
12
12
Unit
dBm / Hz
dBm / Hz
dBm / Hz
dBm / Hz
dBm / Hz
dB
%
dB
%
dB
%
dB
dB
MS/s
ns
ns
ns
ns
Mbps
ns
ns
ns
ns
ns
ns
SYSCLK Cycles3
ns
ns
SYSCLK Cycles
SYSCLK Cycles
SYSCLK Cycles
V
V
μA
μA
pF

Related parts for AD9957