AT94K ATMEL Corporation, AT94K Datasheet - Page 151

no-image

AT94K

Manufacturer Part Number
AT94K
Description
5K - 40K Gates of At40k FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT94K05AL-25AJC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94K05AL-25AJI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94K05AL-25AQC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94K05AL-25AQI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94K05AL-25AQU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94K10AL-25AJC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT94K10AL-25BQC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT94K10AL-25BQU
Manufacturer:
Atmel
Quantity:
135
Alternate I/O
Functions of PortE
PortE Schematics
Rev. 1138F–FPSLI–06/02
PortE may also be used for various Timer/Counter functions, such as External Input Clocks
(TC0 and TC1), Input Capture (TC1), Pulse Width Modulation (TC0, TC1 and TC2), and tog-
gling upon an Output Compare (TC0, TC1 and TC2). For a detailed pinout description, consult
Table 46 on page 149. For more information on the function of each pin, See “Timer/Counters”
on page 85.
Note that all port pins are synchronized. The synchronization latches are, however, not shown
in the figures.
Figure 76. PortE Schematic Diagram (Pin PE0)
PE0
TX0
PULL-UP
PULL-UP
MOS
MOS
RESET
DL
RESET
TX0D
DL
GTS
GTS
RP
0
1
DL
DL
TX0D
T0
AT94K Series FPSLIC
TX0ENABLE
SCR(52)
TX0ENABLE
SCR(52)
GTS: Global Tri-state
DL: Configuration Download
WL: Write PORTE
WD: Write DDRE
RL: Read PORTE Latch
RD: Read DDRE
RP: Read PORTE Pin
TX0D: UART 0 Transmit Data
TX0ENABLE: UART 0 Transmit Enable
SCR: System Control Register
T0: Timer/Counter0 Clock
Q
Q
PORTE0
RESET
RESET
DDE0
WD
WL
RD
RL
R
R
D
D
151

Related parts for AT94K