MT8910 Zarlink Semiconductor, MT8910 Datasheet - Page 14

no-image

MT8910

Manufacturer Part Number
MT8910
Description
Digital Subscriber Line Interface Circuit
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT8910AP-1
Manufacturer:
IDT
Quantity:
98
Part Number:
MT8910AP-1
Manufacturer:
MITEL
Quantity:
20 000
Part Number:
MT8910AP1
Manufacturer:
ZARLINK
Quantity:
12 388
1
2
3
4
5
The ST-BUS incoming data is still output on the line if the MT8910-1 is activated. Supported in both SINGLE and DUAL port modes.
The incoming data from the line is still output on to the ST-BUS. The other incoming channels on the ST-BUS are still output on to
Signal is internally looped back and is still output to the line and overrides the internal activation state machine.
One pulse is transmitted every 1.5 ms.
The Insertion Loss Measurement Test Signal is a scrambled (all one’s data), framed 2B1Q signal.
the line if the device is activated. Supported in both SINGLE and DUAL port modes.
7 - 2
1, 0
7,6,
1, 0
Bit
Bit
5,4
3
2
CRS1, CRS0
CRS1, CRS0
DS4 - DS1
ADCGAIN
MSWAP
M1 - M6
bit 7
bit 7
DS4
M1
Name
Name
bit 6
bit 6
DS3
M2
Diagnostic Select Bits.
Selects between two gain values in the delta-sigma A/D converter. When high, selects a 3 dB
higher gain.
Mode Swap. In the LT mode, MSWAP=1 will result in the DSLIC using the NT’s scrambling/
descrambling polynomials and activation sequence. This allows two DSLICs on the same LT line
card to exchange static data in the B- and D- channels.
MSWAP can also be used in the NT mode.
Control Register Select 1 and 0. Must be set to 0, 1 respectively to address Control Register 2.
Tx Maintenance Channel Bits 1 to 6. M-bits which will be transmitted at the end of the next DSL
Basic Frame. Refer to “Maintenance Channel“ section in the functional description
Control Register Select 1 and 0. Must be set to 1, 0 respectively to address Control Register 3.
DS4
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
DS3
bit 5
bit 5
DS2
M3
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
DS2
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Table 3. Control Register 2
Table 4. Control Register 3
bit 4
bit 4
DS1
M4
DS1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
ADCGAIN
bit 3
bit 3
M5
Description
Description
Channels
B1 + B2
B1 + B2
2B + D
2B + D
ALL
B1
B2
B1
B2
MSWAP
-
-
-
-
-
-
-
bit 2
bit 2
M6
CRS1
CRS1
bit 1
bit 1
L
STo to STi Loopback
STo to STi Loopback
STo to STi Loopback
STo to STi Loopback
STi to STo Loopback
STi to STo Loopback
STi to STo Loopback
STi to STo Loopback
Transmit 10 kHz Tone
out
Isolated +3 pulse
Isolated +1 pulse
Normal Operation
ILM Test Signal
to L
Quiet Mode
Function
Reserved
MT8910-1
CRS0
CRS0
in
bit 0
bit 0
Loopback
5
4
4
1 3
1
1
1
1
2
2
2
2
9-15

Related parts for MT8910