ADC1002S020 NXP Semiconductors, ADC1002S020 Datasheet
ADC1002S020
Available stocks
Related parts for ADC1002S020
ADC1002S020 Summary of contents
Page 1
... Single 10 bits ADC MHz Rev. 02 — 13 August 2008 1. General description The ADC1002S020 is a 10-bit high-speed Analog-to-Digital Converter (ADC) for professional video and other applications. It converts with 3 5.25 V operation the analog input signal into 10-bit binary-coded digital words at a maximum sampling rate of 20 MHz ...
Page 2
... V DDD standby mode Description plastic low profile quad flat package; 32 leads; body 5 Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz = V20 to V21 = 3 DDO = 20 pF typical values L amb ...
Page 3
... Fig 1. Block diagram ADC1002S020_2 Product data sheet CLK 5 CLOCK DRIVER ADC1002S020 LATCHES IN - RANGE LATCH 19 V SSD2 output ground Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz V OE DDD2 STDBY 1 D9 MSB ...
Page 4
... MIDDLE input 12 not connected 13 not connected 14 analog voltage input 15 reference voltage TOP input 16 output enable input (active LOW) 17 not connected 18 digital supply voltage 2 (3 5.25 V) Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz 24 n. SSO 20 V DDO 19 ...
Page 5
... V and V may have any value between 0.3 V and +7.0 V provided that DDA DDD DDO remains as indicated. DD Thermal characteristics Parameter thermal resistance from junction to ambient Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz Min Max [1] 0.3 +7.0 [1] 0.3 +7.0 [1] 0.3 +7.0 V 0.1 +4 ...
Page 6
... Table 7 and 8 SSD 3.6 V DDD V > 3.6 V DDD DDD = 0 DDD ); MHz MHz i Table 8 Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz , V and V SSA SSD = 25 C unless otherwise amb Min Typ Max 3.0 3.3 5.25 3.0 3.3 5.25 3.0 3.3 5.25 3.0 3.3 5.25 0.2 - +0 7.5 10 ...
Page 7
... MHz - i without harmonics MHz 300 KHz - MHz - 3.58 MHz - i Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz , V and V shorted SSA SSD SSO = 25 C unless otherwise amb Typ Max Unit 2.1 3 290 - 539 ...
Page 8
... V = 0.871 and its variation with temperature and supply voltage. When several ADCs are connected in 6.02 + 1.76 dB. Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz , V and V SSA SSD SSO = 25 C unless otherwise amb Typ Max - ...
Page 9
... Output coding and input voltage (typical values; referenced (V) IR i(a)(p-p) < 1.335 0 1.335 3.165 1 > 3.165 0 Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz R OT code 1023 code 014aaa480 IR high impedance active CCA CCD 1 ...
Page 10
... CLK sample N sample d(s) DATA DATA DATA d(o) Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz sample 50% sample h(o) V DDO DATA DATA 50 014aaa481 © NXP B.V. 2008. All rights reserved ...
Page 11
... Product data sheet V DDD OE output data t t dLZ dZL HIGH output data LOW 10 % 3.3 k ADC1002S020 400 600 Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz dHZ dZH HIGH LOW TEST V DDO t V dLZ DDO t ...
Page 12
... Fig 8. Analog input settling time diagram ADC1002S020_2 Product data sheet 400 600 t s(LH code CLK Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz 014aaa492 1023 800 1000 1200 f (MHZ) t s(HL 014aaa479 © NXP B.V. 2008. All rights reserved. ...
Page 13
... Harmonic levels (dB): 2nd = 81.85; 3rd = 87.56; 4th = 88.81; 5th = 88.96; 6th = 79.58. Fig 9. Typical fast Fourier transform (f ADC1002S020_2 Product data sheet 5. MHz MHz) clk i Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz 014aaa493 7. (MHz) © NXP B.V. 2008. All rights reserved ...
Page 14
... Fig 11. VI analog input V DDA SSA 014aaa487 Fig 13. RB, RM and RT inputs V DDD CLK V SSD Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz 014aaa486 R lad R lad R lad R lad 014aaa488 DDD 014aaa489 © NXP B.V. 2008. All rights reserved. ...
Page 15
... n.c. SSA (3) 100 nF 100 SSA SSA supply through a resistor bridge and a decoupling DDA SSA Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz (2) n. SSO 21 V DDO 20 V ...
Page 16
... 2.5 scale (1) ( 0.18 5.1 5.1 7.15 7.15 1 0.5 0.12 4.9 4.9 6.85 6.85 REFERENCES JEDEC JEITA MS-026 Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz SOT401 detail (1) ( 0.75 0.95 0.95 7 0.2 0.12 0.1 o 0.45 0.55 0.55 0 EUROPEAN ...
Page 17
... Corrections made to cross references and note ADC1002S020_1 20080612 ADC1002S020_2 Product data sheet Data sheet status Change notice Product data sheet - Product data sheet - Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz Supersedes ADC1002S020_1 Table 6. - © NXP B.V. 2008. All rights reserved ...
Page 18
... Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. http://www.nxp.com salesaddresses@nxp.com Rev. 02 — 13 August 2008 ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz © NXP B.V. 2008. All rights reserved ...
Page 19
... NXP B.V. 2008. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com ADC1002S020 www.DataSheet4U.com Single 10 bits ADC MHz All rights reserved. Date of release: 13 August 2008 Document identifier: ADC1002S020_2 ...