MD5811-d256-MECH M-Systems Inc., MD5811-d256-MECH Datasheet - Page 56

no-image

MD5811-d256-MECH

Manufacturer Part Number
MD5811-d256-MECH
Description
Mobile Diskonchip P3 Data Sheet
Manufacturer
M-Systems Inc.
Datasheet
53
Read/Write
Description
Reset Value
Bit No.
15-10
9-0
NEGATE_COUNT. When the EDGE bit of DMA Control register[0] is a 0, this bit must be
Reserved for future use.
programmed to specify the bus cycle in which DMARQ# will be negated as follows:
NEGATE_COUNT = BYTES_REMAINING + 16 + BYTES_PER_CYCLE.
Example: To negate DMARQ# at the beginning of the cycle in which the last word is to be
transferred by a 16-bit host: NEGATE_COUNT = 2 + 16 + 2 = 20.
0
0
Bits 15-10
RFU_0
R
DMA Control Register [1]
Data Sheet, Rev. 0.3
0
Description
0
0
NEGATE_COUNT
0
Bits 9-0
R/W
0
Mobile DiskOnChip P3
93-SR-009-8L
0

Related parts for MD5811-d256-MECH