PIC16C926-I/CL Microchip Technology, PIC16C926-I/CL Datasheet - Page 172
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16C926-I/CL
Manufacturer Part Number
PIC16C926-I/CL
Description
64/68-Pin CMOS Microcontrollers with LCD Driver
Manufacturer
Microchip Technology
Datasheet
1.PIC16C926-ICL.pdf
(182 pages)
PIC16C925/926
Code Protection ......................................................... 97, 112
Compare Mode (CCP)
Computed GOTO ............................................................... 25
Configuration Bits ............................................................... 97
Configuration Word ............................................................ 98
D
DC and AC Characteristics Graphs and Tables ............... 159
DC bit ................................................................................. 19
Development Support ...................................................... 133
Device DC Characteristics ....................................... 141–145
Direct Addressing ............................................................... 26
E
Errata ................................................................................... 4
F
FSR Register ...................................................................... 26
G
GIE bit .............................................................................. 107
I
I/O Programming Considerations ....................................... 39
I
ICEPIC In-Circuit Emulator .............................................. 134
IDLE_MODE ...................................................................... 73
In-Circuit Serial Programming .................................... 97, 112
INDF Register .................................................................... 26
Indirect Addressing ............................................................ 26
Instruction Cycle ................................................................... 9
Instruction Flow/Pipelining ................................................... 9
Instruction Format ............................................................ 113
Instruction Set
DS39544A-page 170
2
C
Associated Registers ................................................. 58
Block Diagram ............................................................ 55
Pin Configuration ....................................................... 55
Software Interrupt Mode ............................................ 55
Special Event Trigger ................................................. 55
Timer1 Mode .............................................................. 55
LC Devices ............................................................... 144
Initialization States ................................................... 104
Read-Modify-Write Example ...................................... 39
Addressing I
Arbitration ................................................................... 68
BF ........................................................................ 70, 71
CKP ............................................................................ 71
Clock Synchronization ............................................... 68
Combined Format ...................................................... 67
Initiating and Terminating Data Transfer .................... 65
Master-Receiver Sequence ....................................... 67
Master-Transmitter Sequence ................................... 67
Multi-Master ............................................................... 68
Overview .................................................................... 65
START ....................................................................... 65
STOP ................................................................... 65, 66
Transfer Acknowledge ............................................... 66
Initialization States ................................................... 104
ADDLW .................................................................... 115
ADDWF .................................................................... 115
ANDLW .................................................................... 116
ANDWF .................................................................... 116
BCF .......................................................................... 117
2
C Devices ............................................. 66
Preliminary
Instruction Set Summary ......................................... 113–131
INT Interrupt ..................................................................... 108
INTCON Register ....................................................... 21, 107
Inter-Integrated Circuit (I
Internal Sampling Switch (Rss) Impedence ....................... 78
Interrupt Flag ................................................................... 107
Interrupts .................................................................... 97, 107
IRP bit ................................................................................ 19
K
K
L
LCD Module
Loading PC Register (Diagram) ......................................... 25
EE
L
BSF .......................................................................... 117
BTFSC ..................................................................... 117
BTFSS ..................................................................... 118
CALL ........................................................................ 118
CLRF ....................................................................... 119
CLRW ...................................................................... 119
CLRWDT ................................................................. 120
COMF ...................................................................... 120
DECF ....................................................................... 121
DECFSZ .................................................................. 121
GOTO ...................................................................... 122
INCF ........................................................................ 122
INCFSZ .................................................................... 123
IORLW ..................................................................... 123
IORWF ..................................................................... 124
MOVF ...................................................................... 124
MOVLW ................................................................... 124
MOVWF ................................................................... 125
NOP ......................................................................... 125
OPTION ................................................................... 125
RETFIE .................................................................... 126
RETLW .................................................................... 126
RETURN .................................................................. 127
RLF .......................................................................... 127
RRF ......................................................................... 128
SLEEP ..................................................................... 128
SUBLW .................................................................... 129
SUBWF .................................................................... 129
SWAPF .................................................................... 130
TRIS ........................................................................ 130
XORLW ................................................................... 131
XORWF ................................................................... 131
Initialization States ................................................... 104
RB7:RB4 Port Change ............................................... 31
Associated Registers ................................................. 96
Block Diagram ........................................................... 84
Charge Pump ............................................................ 95
Electrical Specifications ........................................... 145
External R-Ladder ...................................................... 95
Generic LCDD Register ............................................. 92
LCDCON Register ..................................................... 83
LCDPS Register ........................................................ 84
LCDSE Register ........................................................ 94
Register Initialization States .................................... 105
Voltage Generation .................................................... 95
OQ
Evaluation and Programming Tools ................... 136
Block Diagram ................................................... 95
Block Diagram ................................................... 95
2
C). See I
2001 Microchip Technology Inc.
2
C.