AD1896 Analog Devices, AD1896 Datasheet - Page 21

no-image

AD1896

Manufacturer Part Number
AD1896
Description
192 kHz Stereo Asynchronous Sample Rate Converter
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD1896A
Manufacturer:
NS
Quantity:
2
Part Number:
AD1896AXR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD1896AYRS
Manufacturer:
LT
Quantity:
170
Part Number:
AD1896AYRS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD1896AYRSZRL
Manufacturer:
CYPRESS
Quantity:
92
Part Number:
AD1896YRS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD1896YRSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
TDM MODE APPLICATION
In TDM mode, several AD1896s can be daisy-chained together
and connected to the serial input port of a SHARC
AD1896 contains a 64-bit parallel load shift register. When the
LRCLK_O pulse arrives, each AD1896 parallel loads its left and
right data into the 64-bit shift register. The input to the shift
register is connected to TDM_IN while the output is connected
to SDATA_O. By connecting the SDATA_O to the TDM_IN
SHARC is a registered trademark of Analog Devices, Inc.
LRCLK
SCLK
LRCLK
LRCLK
LRCLK
LRCLK
SDATA
SDATA
SDATA
SDATA
TDM_IN
SCLK
SCLK
SCLK
SCLK
M2
PHASE-MASTER
0
NOTES:
AD1896
M1
0
1. LRCLK NORMALLY OPERATES AT ASSOCIATIVE INPUT OR OUTPUT SAMPLE FREQUENCY (f
2. SCLK FREQUENCY IS NORMALLY 64
3. PLEASE NOTE THAT 8 BITS OF EACH 32-BIT SUBFRAME ARE USED FOR TRANSMITTING
MSB
MSB
LRCLK_O
WHERE N = NUMBER OF STEREO CHANNELS IN THE TDM CHAIN, IN MASTER MODE N = 4
SDATA_O
MATCHED-PHASE MODE DATA. PLEASE REFER TO FIGURE 14.
SCLK_O
M0
0
MSB
MSB
MSB
LEFT CHANNEL
LEFT CHANNEL
LEFT CHANNEL
LEFT JUSTIFIED MODE – 16 TO 24 BITS PER CHANNEL
RIGHT JUSTIFIED MODE – SELECT NUMBER OF BITS PER CHANNEL
TDM MODE – 16 TO 24 BITS PER CHANNEL
TDM_IN
I
2
S MODE – 16 TO 24 BITS PER CHANNEL
M2
0
1
AD1896
SLAVE-1
LSB
®
M1
LRCLK EXCEPT FOR TDM MODE WHICH IS N
0
DSP. The
0
LRCLK_O
SDATA_O
SCLK_O
LSB
LSB
M0
0
0
LSB
1/f
of the next AD1896, a large shift register is created which is
clocked by SCLK_O.
The number of AD1896s that can be daisy-chained together is
limited by the maximum frequency of SCLK_O, which is about
25 MHz. For example, if the output sample rate, f
up to eight AD1896s could be connected since 512 × f
than 25 MHz. In Master/TDM Mode, the number of AD1896s
that can be daisy-chained is fixed to four.
MSB
MSB
s
TDM_IN
MSB
MSB
MSB
M2
0
1
AD1896
SLAVE-n
M1
MSB
0
0
LRCLK_O
SDATA_O
SCLK_O
RIGHT CHANNEL
RIGHT CHANNEL
RIGHT CHANNEL
64
M0
0
0
f
s
s
,
)
LSB
STANDARD MODE
MATCHED-PHASE MODE
LSB
LSB
DR0
RFS0
RCLK0
LSB
SHARC
DSP
AD1896
S
, is 48 kHz,
S
is less

Related parts for AD1896