74HCT7030N,112 NXP Semiconductors, 74HCT7030N,112 Datasheet
74HCT7030N,112
Specifications of 74HCT7030N,112
933798890112
Related parts for 74HCT7030N,112
74HCT7030N,112 Summary of contents
Page 1
DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT7030 9-bit x 64-word FIFO register; 3-state Product specification File under Integrated ...
Page 2
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state FEATURES Synchronous or asynchronous operation 3-state outputs Master-reset input to clear control functions 33 MHz (typ.) shift-in, shift-out rates with or without flags Very low power consumption Cascadable to 25 MHz (typ.) ...
Page 3
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state QUICK REFERENCE DATA GND = amb r f SYMBOL PARAMETER t t propagation delay PHL/ PLH MR to DIR and ...
Page 4
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state PIN DESCRIPTION PIN NO 10, 11, 12 24, 23, 22, 21, 20, 19, 18, 17 ...
Page 5
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state APPLICATIONS High-speed disc or tape controller Video timebase correction A/D output buffers Voice synthesis Input/output formatter for digital filters and FFTs Bit-rate smoothing December 1990 Fig.4 Functional diagram. 5 Product specification 74HC/HCT7030 ...
Page 6
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state FUNCTIONAL DESCRIPTION Data input Following power-up, the master-reset (MR) input is pulsed LOW to clear the FIFO memory (see Fig.8). The data-in-ready flag (DIR = HIGH) indicates that the FIFO input stage ...
Page 7
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state December 1990 74HC/HCT7030 7 Product specification ...
Page 8
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state DC CHARACTERISTICS FOR 74HC For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications” Output capability: standard I category: LSI CC AC CHARACTERISTICS FOR 74HC GND = ...
Page 9
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state SYMBOL PARAMETER t SO pulse width W HIGH or LOW t DIR pulse width W HIGH t DOR pulse width W HIGH t MR pulse width W LOW t removal time rem ...
Page 10
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state DC CHARACTERISTICS FOR 74HCT For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications” Output capability: standard I category: LSI CC Note to HCT types The value of additional quiescent supply current ( ...
Page 11
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state SYMBOL PARAMETER t SI pulse width W HIGH or LOW t SO pulse width W HIGH or LOW t DIR pulse width W HIGH t DOR pulse width W HIGH t MR ...
Page 12
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state AC WAVEFORMS Shifting in sequence FIFO empty to FIFO full ( 50 GND HCT 1 ...
Page 13
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state Master reset applied with FIFO full ( 50 GND HCT 1 GND ...
Page 14
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state With FIFO empty held HIGH in anticipation ( 50 GND HCT 1 GND ...
Page 15
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state Shift-out operation; high-speed burst mode In the high-speed mode, the burst-out rate is determined by the minimum shift-out HIGH and shift-out LOW specifications. The DOR flag is a don’t care condition and ...
Page 16
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state ( 50 GND HCT 1 GND Fig.14 Waveforms showing SO ...
Page 17
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state APPLICATION INFORMATION The PC74HC/HCT7030 is easily expanded to increase word length. Composite DIR and DOR flags are formed with the addition of an AND gate. The basic operation and timing are identical ...
Page 18
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state Expanded format Fig.19 shows two cascaded FIFOs providing a capacity of 128 words Fig.20 shows the signals on the nodes of both FIFOs after the application pulse, when both ...
Page 19
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state ( 50 GND HCT 1 GND Fig.20 FIFO to FIFO ...
Page 20
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state ( 50 GND HCT 1 GND Fig.21 FIFO to FIFO ...
Page 21
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state Sequence 1 (Both FIFOs empty, starting shift-in process): After a MR pulse has been applied FIFO A LOW due to no valid data being present at the outputs. The DIR flags are ...
Page 22
Philips Semiconductors 9-bit x 64-word FIFO register; 3-state PACKAGE OUTLINES See “74HC/HCT/HCU/HCMOS Logic Package Outlines” December 1990 . 22 Product specification 74HC/HCT7030 ...