IDT7202LA50J IDT, Integrated Device Technology Inc, IDT7202LA50J Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT7202LA50J
Manufacturer Part Number
IDT7202LA50J
Description
IC FIFO ASYNCH 1KX9 35NS 32PLCC
Manufacturer
IDT, Integrated Device Technology Inc
Series
7200r
Datasheet
1.IDT7202LA15J.pdf
(14 pages)
Specifications of IDT7202LA50J
Function
Asynchronous
Memory Size
9K (1K x 9)
Access Time
50ns
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
32-PLCC
Configuration
Dual
Density
9Kb
Access Time (max)
50ns
Word Size
9b
Organization
1Kx9
Sync/async
Asynchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
LCC
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Supply Current
80mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
32
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Rate
-
Lead Free Status / RoHS Status
Not Compliant, Contains lead / RoHS non-compliant
Other names
7202LA50J
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT7202LA50J
Manufacturer:
IDT
Quantity:
12 388
Company:
Part Number:
IDT7202LA50J
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT7202LA50J
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT7202LA50J8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT7202LA50JG
Manufacturer:
IDT
Quantity:
47
TABLE 2 — RESET AND FIRST LOAD TRUTH TABLE
Depth Expansion/Compound Expansion Mode
NOTE:
1. XI is connected to XO of previous device. See Figure 14. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output,
TABLE 1 — RESET AND RETRANSMIT
Single Device Configuration/Width Expansion Mode
NOTE:
1. Pointer will increment if flag is HIGH.
IDT7201L/7201LA/7202LA CMOS ASYNCHRONOUS FIFO
256 x 9, 512 x 9 and 1,024 x 9
Reset First Device
Reset All Other Devices
Read/Write
Reset
Retransmit
Read/Write
XI = Expansion Input, HF = Half-Full Flag Output
FULL
Mode
Mode
RS
W
D
Figure 14. Block Diagram of 768 x 9, 1,536 x 9, 3,072 x 9 FIFO Memory (Depth Expansion)
9
RS
RS
0
0
1
0
1
1
Inputs
Inputs
FL
RT
0
1
X
X
1
0
9
9
(1)
(1)
(1)
XI
9
XI
0
0
0
FF
FF
FF
Read Pointer
Location Zero
Location Zero
Location Zero
Location Zero
Increment
7201A/
7201A/
7201A/
7202A
7202A
7202A
7200/
7200/
7200/
Read Pointer
IDT
IDT
IDT
11
XO
XO
XO
XI
XI
XI
X
(1)
EF
EF
Internal Status
FL
FL
FL
Internal Status
EF
Write Pointer
Location Zero
Location Zero
Location Zero
Unchanged
Increment
Write Pointer
X
COMMERCIAL, INDUSTRIAL AND MILITARY
(1)
9
EF
EF
0
X
X
TEMPERATURE RANGES
0
0
X
OCTOBER 22, 2008
Outputs
2678 drw16
Outputs
R
Q
EMPTY
V
CC
FF
1
X
X
FF
1
1
X
HF
1
X
X