MAS3587F Micronas, MAS3587F Datasheet - Page 53
![no-image](/images/manufacturer_photos/0/4/442/micronas_sml.jpg)
MAS3587F
Manufacturer Part Number
MAS3587F
Description
MPEG Layer 3 Audio Encoder/Decoder
Manufacturer
Micronas
Datasheet
1.MAS3587F.pdf
(83 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MAS3587F-QI-B2
Manufacturer:
INTEL
Quantity:
101
ADVANCE INFORMATION
4.3. Pin Descriptions
4.3.1. Power Supply Pins
The use of all power supply pins is mandatory to
achieve correct function of the MAS 3587F.
VDD, VSS
Digital supply pins.
XVDD, XVSS
Supply for digital output pins.
I2CVDD
Supply for I
XVSS as the ground return line.
PVDD
Auxiliary pin for analog circuitry. This pin has to be
connected via a 3-nF capacitor to AVDD1. Extra care
should be taken to achieve a low inductance PCB line.
AVDD0/AVSS0
Supply for analog output amplifier (output stage).
AVDD1/AVSS1
Supply for internal analog circuits (A/D, D/A convert-
ers, clock, PLL, S/PDIF input).
AVDD0/AVSS0 and AVDD1/AVSS1 should receive the
same supply voltages.
4.3.2. Analog Reference Pins
AGNDC
Internal analog reference voltage. This pin serves as
the internal ground connection for the analog circuitry.
VREF
Analog reference ground. All analog inputs and out-
puts should drive their return currents using separate
traces to a ground starpoint close to this pin. Connect
to AVSS1. This reference pin should be as noise free
as possible.
4.3.3. DC/DC Converters and Battery Voltage
DCSG1/DCSG2
DC/DC converters switch ground. Connect using sepa-
rate wide trace to negative pole of battery cell. Con-
nect also to AVSS0/1 and VSS/XVSS.
DCSO1/DCSO2
DC/DC converter switch connection. If the respective
DC/DC converter is not used, this pin must be left
vacant.
Micronas
Supervision
2
C interface circuitry. This net uses VSS or
SUPPLY
SUPPLY
SUPPLY
SUPPLY
SUPPLY
SUPPLY
SUPPLY
SUPPLY
VSENS1/VSENS2
Sense input and power output of DC/DC converters. If
the respective DC/DC converter is not used, this pin
should be connected to a supply.
DCEN
Enable signal for both DC/DC converters. If none of
the DC/DC converters is used, this pin must be con-
nected to VSS.
PUP
Power-up. This signal is set when the required volt-
ages are available at both DC/DC converter output
pins VSENS1 and VSENS2. The signal is cleared
when both voltages have dropped below the reset level
in the DCCF Register.
VBAT
Analog input for battery voltage supervision.
4.3.4. Oscillator Pins and Clocking
XTI
XTO
The XTI pin is connected to the input of the internal
crystal oscillator, the XTO pin to its output. Each pin
should be directly connected to the crystal and to a
ground-connected capacitor (see application diagram).
CLKO
The CLKO can drive an output clock line.
4.3.5. Control Lines
I2CC
I2CD
Standard I
DVS
I
VDD (I
device address: 3C/3D
device address (see also Table 3–1 on page 17).
4.3.6. Parallel Interface Lines
PI12..PI19
The PIO input pins PI12..PI19 are used as 8-bit I/O
interface to a microcontroller in order to transfer com-
pressed and uncompressed data. PI12 is the LSB,
PI19 the MSB.
2
C device address selector. Connect this pin either to
2
C device address: 3E/3F
2
C control lines.
hex
SCL
SDA
) to select a proper I
MAS 3587F
hex
) or VSS (I
IN/OUT
IN/OUT
IN/OUT
OUT
OUT
OUT
2
2
53
IN
IN
IN
IN
IN
C
C