XC3S1200E-5FT256C Xilinx, Inc., XC3S1200E-5FT256C Datasheet - Page 88
XC3S1200E-5FT256C
Manufacturer Part Number
XC3S1200E-5FT256C
Description
XC3S1200E-5FT256C
Manufacturer
Xilinx, Inc.
Datasheet
1.XC3S1200E-5FT256C.pdf
(233 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 88 of 233
- Download datasheet (4Mb)
Functional Description
Table 59: Byte-Wide Peripheral Interface (BPI) Connections (Continued)
88
LDC1
HDC
LDC2
A[23:0]
D[7:0]
CSO_B
BUSY
D
Pin Name
FPGA Direction
Output
Output
Output
Output
Output
Output
Input
PROM Output Enable
PROM Write Enable
PROM Byte Mode
Address
Data Input
Chip Select Output. Active Low.
Busy Indicator. Typically only
used after configuration, if
bitstream option Persist=Yes.
Description
www.xilinx.com
Connect to the PROM
output-enable input (OE#). The
FPGA drives this signal Low
throughout configuration.
Connect to PROM write-enable
input (WE#). FPGA drives this
signal High throughout
configuration.
This signal is not used for x8
PROMs. For PROMs with a x8/x16
data width control, connect to
PROM byte-mode input (BYTE#).
See
Flash
signal Low throughout
configuration.
Connect to PROM address inputs.
High-order address lines may not
be available in all packages and
not all may be required. Number of
address lines required depends
on the size of the attached Flash
PROM. FPGA address generation
controlled by M0 mode pin.
Addresses presented on falling
CCLK edge.
Only 20 address lines are
available in TQ144 package.
FPGA receives byte-wide data on
these pins in response the
address presented on A[23:0].
Data captured by FPGA on rising
edge of CCLK.
Not used in single FPGA
applications. In a daisy-chain
configuration, this pin connects to
the CSI_B pin of the next FPGA in
the chain. If HSWAP = 1 in a
multi-FPGA daisy-chain
application, connect this signal to
a 4.7 kΩ pull-up resistor to
VCCO_2. Actively drives Low
when selecting a downstream
device in the chain.
Not used during configuration but
actively drives.
Precautions Using x8/x16
During Configuration
PROMs. FPGA drives this
DS312-2 (v3.8) August 26, 2009
User I/O
User I/O
User I/O. Drive this pin
High after configuration to
use a x8/x16 PROM in x16
mode.
User I/O
User I/O. If bitstream
option Persist=Yes,
becomes part of
SelectMap parallel
peripheral interface.
User I/O
User I/O. If bitstream
option Persist=Yes,
becomes part of
SelectMap parallel
peripheral interface.
After Configuration
Product Specification
R
Related parts for XC3S1200E-5FT256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
1000000 SYSTEM GATE 1.2 VOLT FPGA
Manufacturer:
Xilinx, Inc.
Datasheet:
Part Number:
Description:
Spartan-3E FPGA Family
Manufacturer:
Xilinx, Inc.
Datasheet:
Part Number:
Description:
XC95144 In-System Programmable CPLD
Manufacturer:
Xilinx, Inc.
Part Number:
Description:
XC95144 In-System Programmable CPLD
Manufacturer:
Xilinx, Inc.
Part Number:
Description:
XC95144XL High Performance CPLD
Manufacturer:
Xilinx, Inc.
Part Number:
Description:
High-performance CPLD. Speed 5ns pin-to-pin delay.
Manufacturer:
Xilinx, Inc.
Part Number:
Description:
High-performance CPLD. Speed 10ns pin-to-pin delay.
Manufacturer:
Xilinx, Inc.
Part Number:
Description:
128 MACROCELL 1.8V ZERO POWER ISP CPLD
Manufacturer:
Xilinx, Inc.
Part Number:
Description:
CPLD, CoolRunner-II Family, CMOS Process, 256 Macro Cells, 256 Reg., 106 User I/Os, 1.8V Supply, 5 Speed Grade, 132BGA
Manufacturer:
Xilinx, Inc.