IDT72V275L15TF8 IDT, Integrated Device Technology Inc, IDT72V275L15TF8 Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT72V275L15TF8
Manufacturer Part Number
IDT72V275L15TF8
Description
IC FIFO SS 32768X18 15NS 64STQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Datasheet
1.IDT72V275L15TF8.pdf
(25 pages)
Specifications of IDT72V275L15TF8
Function
Synchronous
Memory Size
589K (32K x 18)
Access Time
15ns
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-STQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Rate
-
Other names
72V275L15TF8
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT72V275L15TF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Q
NOTES:
1. Retransmit setup is complete after EF returns HIGH, only then can a read operation begin.
2. OE = LOW.
3. W
4. No more than D - 2 may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, FF will be HIGH throughout the Retransmit setup procedure. D = 32,768
5. EF goes HIGH at 60ns + 1 RCLK cycle + t
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO
32,768 x 18 and 65,536 x 18
WCLK
0
RCLK
for IDT72V275 and 65,536 for IDT72V285.
WEN
REN
- Q
PAE
PAF
1
HF
= first word written to the FIFO after Master Reset, W
EF
RT
n
t
ENS
W
x
t
t
A
ENH
t
ENS
t
RTS
REF
t
RTS
.
Figure 11. Retransmit Timing (IDT Standard Mode)
2
= second word written to the FIFO after Master Reset.
TM
t
t
t
ENH
REF
HF
t
SKEW2
1
W
x+1
19
2
t
PAF
1
t
ENS
2
t
t
t
A
REF
PAE
COMMERCIAL AND INDUSTRIAL
(5)
W
TEMPERATURE RANGES
1
(3)
t
t
ENH
A
4512 drw 14
W
2
(3)