IDT72V275L15PFGI8 IDT, Integrated Device Technology Inc, IDT72V275L15PFGI8 Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT72V275L15PFGI8
Manufacturer Part Number
IDT72V275L15PFGI8
Description
IC FIFO SS 32768X18 15NS 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Datasheet
1.IDT72V275L15TF8.pdf
(25 pages)
Specifications of IDT72V275L15PFGI8
Function
Synchronous
Memory Size
589K (32K x 18)
Access Time
15ns
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Configuration
Dual
Density
576Kb
Access Time (max)
10ns
Word Size
18b
Organization
32Kx18
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
TQFP
Clock Freq (max)
66.7MHz
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Supply Current
60mA
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Rate
-
Lead Free Status / Rohs Status
Compliant
Other names
72V275L15PFGI8
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT72V275L15PFGI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
FIFO in the chain to go LOW after a word has been read from the last FIFO is
the sum of the delays for each individual FIFO:
where N is the number of FIFOs in the expansion and T
period. Note that extra cycles should be added for the possibility that the t
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO
32,768 x 18 and 65,536 x 18
FWFT/SI
WRITE ENABLE
INPUT READY
DATA IN
WRITE CLOCK
For a full expansion configuration, the amount of time it takes for IR of the first
n
(N – 1)*(3*transfer clock) + 2 T
Dn
WEN
IR
WCLK
Figure 20. Block Diagram of 65,536 x 18 and 131,072 x 18 Depth Expansion
FWFT/SI
72V275
72V285
IDT
•
TRANSFER CLOCK
WCLK
RCLK
REN
OE
TM
OR
Qn
WCLK
is the WCLK
SKEW1
•
GND
n
24
specification is not met between RCLK and transfer clock, or WCLK and transfer
clock, for the IR flag.
is faster. Both these actions result in data moving, as quickly as possible, to the
end of the chain and free locations to the beginning of the chain.
The Transfer Clock line should be tied to either WCLK or RCLK, whichever
WCLK
IR
Dn
WEN
FWFT/SI
72V275
72V285
IDT
COMMERCIAL AND INDUSTRIAL
RCLK
REN
OR
OE
Qn
TEMPERATURE RANGES
OUTPUT ENABLE
n
OUTPUT READY
READ ENABLE
READ CLOCK
DATA OUT
4512 drw 23