IDT72V271LA20TF IDT, Integrated Device Technology Inc, IDT72V271LA20TF Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT72V271LA20TF
Manufacturer Part Number
IDT72V271LA20TF
Description
IC FIFO SS 16384X18 20NS 64QFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Datasheet
1.IDT72V271LA10PFG.pdf
(27 pages)
Specifications of IDT72V271LA20TF
Function
Synchronous
Memory Size
288K (16K x 18)
Access Time
20ns
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-STQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Rate
-
Other names
72V271LA20TF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT72V271LA20TF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT72V271LA20TF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
FUNCTIONAL DESCRIPTION
TIMING MODES:
IDT STANDARD VS FIRST WORD FALL THROUGH (FWFT) MODE
operation: IDT Standard mode or First Word Fall Through (FWFT) mode.
The selection of which mode will operate is determined during Master
Reset, by the state of the FWFT/SI input.
mode will be selected. This mode uses the Empty Flag (EF) to indicate
whether or not there are any words present in the FIFO. It also uses the
Full Flag function (FF) to indicate whether or not the FIFO has any free
space for writing. In IDT Standard mode, every word read from the
FIFO, including the first, must be requested using the Read Enable
(REN) and RCLK.
will be selected. This mode uses Output Ready (OR) to indicate whether
or not there is valid data at the data outputs (Qn). It also uses Input
Ready (IR) to indicate whether or not the FIFO has any free space for
writing. In the FWFT mode, the first word written to an empty FIFO
goes directly to Qn after three RCLK rising edges, REN = LOW is not
necessary. Subsequent words must be accessed using the Read En-
able (REN) and RCLK.
depending on which timing mode is in effect.
IDT STANDARD MODE
the manner outlined in Table 1. To write data into to the FIFO, Write
Enable (WEN) must be LOW. Data presented to the DATA IN lines will
be clocked into the FIFO on subsequent transitions of the Write Clock
(WCLK). After the first write is performed, the Empty Flag (EF) will go
HIGH. Subsequent writes will continue to fill up the FIFO. The Program-
mable Almost-Empty flag (PAE) will go HIGH after n + 1 words have
been loaded into the FIFO, where n is the empty offset value. The
default setting for this value is stated in the footnote of Table 1. This
parameter is also user programmable. See section on Programmable
Flag Offset Loading.
read operations were taking place, the Half-Full flag (HF) would toggle
to LOW once the 8,193th word for IDT72V261LA and 16,385th word for
IDT72V271LA respectively was written into the FIFO. Continuing to
write data into the FIFO will cause the Programmable Almost-Full flag
(PAF) to go LOW. Again, if no reads are performed, the PAF will go
LOW after (16,384-m) writes for the IDT72V261LA and (32,768-m) writes
for the IDT72V271LA. The offset “m” is the full offset value. The default
setting for this value is stated in the footnote of Table 1. This parameter
is also user programmable. See section on Programmable Flag Offset
Loading.
further write operations. If no reads are performed after a reset, FF will
go LOW after D writes to the FIFO. D = 16,384 writes for the
IDT72V261LA and 32,768 for the IDT72V271LA, respectively.
IDT72V261LA/72V271LA
3.3 VOLT CMOS SuperSync FIFO™ 16,384 x 9 and 32,768 x 9
The IDT72V261LA/72V271LA support two different timing modes of
If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard
If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode
Various signals, both input and output signals operate differently
In this mode, the status flags, FF, PAF, HF, PAE, and EF operate in
If one continued to write data into the FIFO, and we assumed no
When the FIFO is full, the Full Flag (FF) will go LOW, inhibiting
7
Subsequent read operations will cause PAF and HF to go HIGH at the
conditions described in Table 1. If further read operations occur, without
write operations, PAE will go LOW when there are n words in the FIFO,
where n is the empty offset value. Continuing read operations will cause
the FIFO to become empty. When the last word has been read from the
FIFO, the EF will go LOW inhibiting further read operations. REN is
ignored when the FIFO is empty.
double register-buffered outputs.
Figure 7, 8 and 11.
FIRST WORD FALL THROUGH MODE (FWFT)
the manner outlined in Table 2. To write data into to the FIFO, WEN
must be LOW. Data presented to the DATA IN lines will be clocked into
the FIFO on subsequent transitions of WCLK. After the first write is
performed, the Output Ready (OR) flag will go LOW. Subsequent writes
will continue to fill up the FIFO. PAE will go HIGH after n + 2 words
have been loaded into the FIFO, where n is the empty offset value. The
default setting for this value is stated in the footnote of Table 2. This
parameter is also user programmable. See section on Programmable
Flag Offset Loading.
read operations were taking place, the HF would toggle to LOW once
the 8,194th word for the IDT72V261LA and 16,386th word for the
IDT72V271LA, respectively was written into the FIFO. Continuing to
write data into the FIFO will cause the PAF to go LOW. Again, if no
reads are performed, the PAF will go LOW after (16,385-m) writes for
the IDT72V261LA and (32,769-m) writes for the IDT72V271LA, where
m is the full offset value. The default setting for this value is stated in
the footnote of Table 2.
ing further write operations. If no reads are performed after a reset, IR
will go HIGH after D writes to the FIFO. D = 16,385 writes for the
IDT72V261LA and 32,769 writes for the IDT72V271LA, respectively.
Note that the additional word in FWFT mode is due to the capacity of
the memory plus output register.
LOW. Subsequent read operations will cause the PAF and HF to go
HIGH at the conditions described in Table 2. If further read operations
occur, without write operations, the PAE will go LOW when there are n
+ 1 words in the FIFO, where n is the empty offset value. Continuing
read operations will cause the FIFO to become empty. When the last
word has been read from the FIFO, OR will go HIGH inhibiting further
read operations. REN is ignored when the FIFO is empty.
buffered, and the IR flag output is double register-buffered.
10 and 12.
If the FIFO is full, the first read operation will cause FF to go HIGH.
When configured in IDT Standard mode, the EF and FF outputs are
Relevant timing diagrams for IDT Standard mode can be found in
In this mode, the status flags, IR, PAF, HF, PAE, and OR operate in
If one continued to write data into the FIFO, and we assumed no
When the FIFO is full, the Input Ready (IR) flag will go HIGH, inhibit-
If the FIFO is full, the first read operation will cause the IR flag to go
When configured in FWFT mode, the OR flag output is triple register-
Relevant timing diagrams for FWFT mode can be found in Figure 9,
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
JANUARY 30, 2009