LM3S1138 Luminary Micro, Inc, LM3S1138 Datasheet - Page 142

no-image

LM3S1138

Manufacturer Part Number
LM3S1138
Description
Lm3s1138 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S1138
Manufacturer:
DSP
Quantity:
490
Part Number:
LM3S1138-EQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1138-EQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1138-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1138-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1138-IQC50
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1138-IQC50-A2
Manufacturer:
Texas Instruments
Quantity:
135
Part Number:
LM3S1138-IQC50-A2
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM3S1138-IQC50-A2T
Manufacturer:
TI/德州仪器
Quantity:
20 000
Internal Memory
8.3
8.3.1
8.3.1.1
8.3.1.2
8.3.1.3
142
An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt
may be optionally generated (by setting the AMASK bit in the FIM register) to alert software developers
of poorly behaving software during the development and debug phases.
An access that attempts to read an RE-protected block is prohibited. Such accesses return data
filled with all 0s. A controller interrupt may be optionally generated to alert software developers of
poorly behaving software during the development and debug phases.
The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented
banks. This implements a policy of open access and programmability. The register bits may be
changed by writing the specific register bit. The changes are not permanent until the register is
committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0
and not committed, it may be restored by executing a power-on reset sequence. Details on
programming these bits are discussed in “Nonvolatile Register Programming” on page 143.
Flash Memory Initialization and Configuration
Flash Programming
The Stellaris
operations are handled via three registers: FMA, FMD, and FMC.
To program a 32-bit word
1.
2.
3.
4.
To perform an erase of a 1-KB page
1.
2.
3.
To perform a mass erase of the flash
1.
2.
FMPPEn
1
0
1
Write source data to the FMD register.
Write the target address to the FMA register.
Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
Poll the FMC register until the WRITE bit is cleared.
Write the page address to the FMA register.
Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
Poll the FMC register until the ERASE bit is cleared.
Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
Poll the FMC register until the MERASE bit is cleared.
FMPREn
0
1
1
®
devices provide a user-friendly interface for flash programming. All erase/program
Protection
The block may be written, erased or executed, but not read. This combination is unlikely to be used.
Read-only protection. The block may be read or executed but may not be written or erased. This mode
is used to lock the block from further modification while allowing any read or execute access.
No protection. The block may be written, erased, executed or read.
Preliminary
July 26, 2008

Related parts for LM3S1138