MT8960 Zarlink Semiconductor, Inc., MT8960 Datasheet - Page 8

no-image

MT8960

Manufacturer Part Number
MT8960
Description
Integrated CODEC with u-Law companding and Sign Magnitude PCM encoding (18 pin PDIP)
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT8960AE
Manufacturer:
MIT
Quantity:
3 000
Part Number:
MT8960AE
Manufacturer:
MIT
Quantity:
3 000
Part Number:
MT8960AE
Manufacturer:
ZARLINK
Quantity:
8 831
Part Number:
MT8960AE1
Manufacturer:
ZARLINK
Quantity:
18
MT8960/61/62/63/64/65/66/67
Logic Control Outputs SD0-5
These outputs are directly controlled by the logic
states of bits 0-5 in Register B. A logic low (GNDD)
in Register B causes the SD outputs to assume an
inactive state.
causes the SD outputs to assume an active state
(see Table 3). SD0-2 switch between GNDD and V
and may be used to control external
transistor circuitry, for example, that employed on the
line card for performing such functions as relay drive
for application of ringing to line, message waiting
indication, etc.
SD3-5 are used primarily to drive external analog
circuitry. Examples may include the switching in or
out of gain sections or filter sections (eg., ring trip
filter) (Figure 7).
MT8962/63/66/67 provides all six SD outputs.
MT8960/61/64/65 each packaged in an 18-pin DIP
provide only four control outputs, SD0-3.
6-26
BIT 7
0
0
1
1
BITS 0-2
BITS 4,5
BIT 3
0
1
0
1
0
1
BIT 6
0
1
0
1
A logic high (V
Inactive state - logic low (GNDD).
Active state - logic high (V
Inactive state - High Impedance.
Active state - GNDA.
Inactive state - High Impedance.
Active state - GNDD.
Normal operation.
Transmit filter testing, i.e.:
Receive filter testing, i.e.:
Codec testing i.e.:
Transmit filter input connected to V
Receive filter and Buffer disconnected from V
Receive filter input connected to V
Receive filter input disconnected from codec
Codec analog input connected to V
Codec analog input disconnected from transmit filter output
Codec analog output connected to V
V
R
disconnected from receive filter output
DD
) in Register B
Table 3. Control States - Register B
DD
LOGIC CONTROL OUTPUTS SD
LOGIC CONTROL OUTPUTS SD
logic or
).
LOGIC CONTROL OUTPUT SD
CHIP TESTING CONTROLS
DD
X
X
X
ISO
input
input
R
2
Supervision
-CMOS
Protection
Battery
Ringing
Feed
R
2 Wire
Analog
Figure 6 - Typical Line Termination
4
0
, SD
-SD
Converter
3
2W/4W
2
5
Telephone Set
MT8960/61
MT8962/63
MT8964/65
MT8966/67
PCM Highway

Related parts for MT8960